This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How to know pins state before POR on DM8148



Hi all,

I checked the DM8148 datasheet that only mentioned internal pull state after POR.

But I checked the DM8168 datasheet that explaned internal pull state including before and after POR.

My question was how did I know internal pull state before POR on DM8148 device pins?

B.R.

OC

  • OC,

    OC said:
    But I checked the DM8168 datasheet that explaned internal pull state including before and after POR.

    Can you be more specific, where exactly in DM8168 datasheet is explained the internal pull state before POR?

    OC said:
    My question was how did I know internal pull state before POR on DM8148 device pins?

    Before POR we have two cases:

    1. The DM814x is powered off - no internal pull state at all

    2. The DM814x is working - then the internal pull state depends on the current configuration

    Is there any chance that you are actually interested in the internal pull state during POR, not before POR?

    Regards,
    Pavel

  • Hi Pavel,

    Thank you so much for the reply and correction.

    Actually, I encountered one thing was when I choiced GPIO pin to connect with LED. This GPIO pin was internal pull up after reset. At this state, I would get a twinkling until software to handle the output high/low.

    Currently, my workaround was choiced another GPIO pin that the internal pull was down. This way could avoid twinkling problem.

    Could you please indicate me how to configure internal pull during the POR?

    B.R.

    OC

  • OC,

    OC said:
    Could you please indicate me how to configure internal pull during the POR?

    The internal pull up/down can not be configured during the POR.


    This is what we have in the DM814x datasheet, section 7.3.17 Pin Behaviors at Reset

    When any reset, other than Test Reset, (all described in Section 7.3.1, System-Level Reset Sources) is
    asserted, all device I/O pins are reset into a Hi-Z state

    In addition, the PINCNTL registers, which control pin multiplexing, enabling the IPUs/IPDs, and enabling
    the receiver, are reset to their default state.

    Internal pull-up/down (IPU/IPD) resistors are enabled during and immediately after reset as described in
    Section 3.2, Terminal Functions of this document.

    Then the GPIO pins IPU/IPD default state is documented in section 3.2.7 General-Purpose Input/Outputs (GPIOs)

    Regards,
    Pavel