This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XTCIEVMK2X PCIe boot (C66x master)



Dear support,

   I hope I can receive help from you one more time.

   I have success to push the DDR3 initialization to 6638 core0; after that I push anther code,part of which writes to  DDR,not run.

   In my DDR3 init code,I wait for the magic to be writen:

  •     DEVICE_REG32_W(MAGIC_ADDR, 0);
        void (*exit)();
        UINT32 i, entry_addr;

        DEVICE_REG32_W(MAGIC_ADDR, 0);
     
        while(1)
        {
            entry_addr = DEVICE_REG32_R(MAGIC_ADDR);
            if (entry_addr != 0)
            {
                 exit = (void (*)())entry_addr;
                (*exit)();
            }
            for (i=0; i < 100; i++)
                asm("nop");
     }

    the code at RC side :

                  PushData(ddr_init,0,&boot_entry_addr0);

                 WDC_WriteAddr32(hDev,1,0xffffc,boot_entry_addr0);

                  WDC_WriteAddr32(hDev,0,0x54,0x0);

                 while (1) {

    •        WDC_ReadAddr32(hDev, 3, 0, &tempReg);                                                                                                                                                                           if (tempReg == 0)  break;
             for (i = 0; i < 1000; i++) i++;
        }

      PushData(core0_code,0,&boot_entry_addr0);

       WDC_WriteAddr32(hDev,1,0xffffc,boot_entry_addr0);

      Thanks in adance for your help!