This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

power-down sequencing on TMS320C6747

Other Parts Discussed in Thread: TMS320C6747

I was reading through the datasheet on the TMS320C6747 DSP and noticed the power-off sequence information was sparse at best.  It states:

"6.3.2 Power-off Sequence
The power supplies can be powered-off in any order as long as the 3.3V supplies do not remain powered
with the other supplies unpowered."

What it doesn't state is any information about the severity and consequences of small overlaps in the 1.2V and 3.3V power-off sequencing.  Is a small period of time of 3.3V remaining powered when the 1.2V falls out of spec OK as long as it doesn't happen often?

  Also, there doesn't seem to be any mention of how low the 3.3V rail has to be to assure it is 'off' during power-off sequencing?  Does anyone have experience with what this value would be? 3V? 2.7V? 2V?

Thanks.

  • M E,

    See comments below from a colleague:

    Brief exposure to this condition (such as the short time while supplies may be discharging due to capacitive loads) is unlikely to cause any problem. However, if system faults are possible where the core supply may turn off while the 3.3V remains powered, then protection circuitry should be added to the power supply design to ensure that these supplies don’t differ by more than the difference during normal operation (2.1V).

    The power management solutions on ti.com are currently being updated to include protection circuitry that performs this function.

    The C6747 is built on a 1.8V transistor process. The circuitry on the 3.3V supplies is built by appropriately cascading 1.8V transistors and using special biasing to achieve 3.3V operation. When the supplies are operating normally, the internal interfaces between the 3.3V and 1.2V power domains only experience a voltage difference of 2.1V which they are designed to handle. If the core voltage is completely removed, these transistors see a much higher voltage (up to 3.3V). This exposure to higher voltage, although it may not cause short-term device damage, may have implications for long-term reliability and therefore should be avoided. There have been no reliability studies done on this case because it is considered to be out-of-spec operation. 

  • Hello,

    I am designing a board with a C6747 and I was wondering the same question. Have you updated the power management section to prevent damages?

    Best regards,

  • Oliviier said:

    Hello,

    I am designing a board with a C6747 and I was wondering the same question. Have you updated the power management section to prevent damages?

    Best regards,

    Hi Oliviier,

    I do not know if there is a preliminary updated document covering these changes, but FYI you can use the 'Submit Documentation Feedback' button inside every (newish) document to request and help expedite these types of changes.