• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 101 subscribers
  • Views 647 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320DM8147: DDR3 Length Matching Requiremetns

Sushruta Shetty
Intellectual 655 points
Part Number: TMS320DM8147

Hi

I have two main queries listed below:

1. Is it necessary to stick with the AS length and skew requirements given in datasheet Table 8-75? Is it ok if we length exceeds to 200mils, then the required 100 mils.

2. Is there any constraint that clock should be lengthier than all other address and control signals? Similarly, is there any constraint if DQS should be lengthier than DQ signals?

Thanks and Regards

SUSHRUTA

  • 0
    Intellectual 655 points
    Hi

    Awaiting your reply.

    Regards
    Sushruta
  • 0
    TI__Guru**** 170625 points

    Sushruta Shetty said:
    1. Is it necessary to stick with the AS length and skew requirements given in datasheet Table 8-75? Is it ok if we length exceeds to 200mils, then the required 100 mils.

    No, it is not OK. TI recommend AS length MAX value to be 100 mils.

    Sushruta Shetty said:
    2. Is there any constraint that clock should be lengthier than all other address and control signals? Similarly, is there any constraint if DQS should be lengthier than DQ signals?

    All these routing specifications are provided in these table 8-75 and table 8-76

    Regards,
    Pavel