Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

66AK2H06: 66AK2H06

Part Number: 66AK2H06

Hi

(i) I want to know how can i load DSPs (all four or any of them) from ARM and how will all cores communicate with each other i.e. communication between ARM cores and DSP cores , DSP cores and DSP cores?

(ii) Are all the peripherals are accessible to all ARM and DSP cores ?

(iii) If in case i do not want to use any OS (no syslink or any other) can i use processor with all its capabilities (i.e., all the peripherals like PCIe, Hyperlink, SRIO, Ethernet etc. and loading of DSPs from ARM cores, loading of DSP cores from DSP core, and intercore communication ) ?

Regrads

  • Hi,

    (i) I want to know how can i load DSPs (all four or any of them) from ARM and how will all cores communicate with each other i.e. communication between ARM cores and DSP cores , DSP cores and DSP cores?

    There is the use of shared memory to store &pass messages between different cores and IPC ()

    (ii) Are all the peripherals are accessible to all ARM and DSP cores ?

    Yes, all peripherals are accessible to all arm and dsp cores. Take a look at Section 8.1 Memory Map Summary for 66AK2Hxx.

    (iii) If in case i do not want to use any OS (no syslink or any other) can i use processor with all its capabilities (i.e., all the peripherals like PCIe, Hyperlink, SRIO, Ethernet etc. and loading of DSPs from ARM cores, loading of DSP cores from DSP core, and intercore communication ) ?

    Yes, you can use all peripherals and processor cores. However it would be quite time consuming to implement everything within your program, because you will need to synchronize all tasks & processes running in your app, manage inter-core communication, shared memory, interrupts and so on.

    Best Regards,
    Yordan