I have a mature bare-metal application using the AM3358-EP and its Ethernet subsystem (SPRUH73Q TRM chapter 14).
I have some questions relating to the 3x CPSW_3G port RX FIFOs (1x host FIFO Port 0, and the 2x external FIFOs Ports 1 & 2).
At an arbitrary point in time with the Ethernet Subsystem sending and receiving typical Ethernet frames...
1) how can I ensure that new data is not passed into the 3x CPSW_3G port RX FIFOs?
2) how can I flush any existing data in the 3x CPSW_3G port RX FIFOs?
I'd like to change only what's necessary, accounting for any side-effects.
I understand a channel teardown will only prevent the DMA reading from the host FIFO to place into Buffer Descriptors.
I find Chapter 126.96.36.199 Software Reset ambiguous, where many terms do not align with register addresses/descriptions.
With thanks, Mark