This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

XTCIEVMK2LX: Get ADC data using a combination of TCI6630K2L EVM, DEV-ADC34J22, and KY-FMC2HSMC

Intellectual 395 points

Replies: 7

Views: 1696

Part Number: XTCIEVMK2LX

Hi all,

I'm new to a development with TI's product. Frankly, I'm totally new to the embedded development. :)

I want to know if I can get ADC data with the combination of TCI6630K2L EVM (XTCIEVMK2LX), DEV-ADC34J22, and KY-FMC2HSMC. Actually I already bought them all.

There's no problem to connect them physically, but I don't know how to use them for data acquisition. I don't even know if it's possible or not, so I need to know that first. :)

As I know, both of TCI6630K2L and DEV-ADC34J22 support the JESD204B interface, and I want to use the interface to get ADC data.

Could you please tell me if it's possible or not and if it's possible, where can I get started? I found the RFSDK and downloaded it today, and read the installation guide which describes the SDK is validated only with a specific hardware (if I understood well), so I'm not sure if I can use the SDK or not.

English is not my mother tongue, so please understand my poor English, and I'm sorry my question may be not clear bcoz I'm a newbie in the embedded world. :)

Thank you very much.

  • Hi,

    I'm not familiar with the RFSDK,so I'm forwarding this to the corresponding team. Their feedback should be posted directly here.

    Best Regards,


     Please make sure you read the forum guidelines first.

  • In reply to Yordan Kovachev:

    Thank your very much, Yordan! I will happily wait for the answer. :)
  • In reply to Huioon Kim:


    The RFSDK has several Adjacent market designs that have a design guide, that describes what can be done, along with the software for the RFSDK.

    The Digital Front End DFE in the TCI6630K2L / 66AK2L06 is a digital radio.   In a data acquisition concept data can be transmitted, filtered, interpolated, mixed to an IF frequency and transmitted to a DAC (38J84), also data from an ADC or receiver (ADC32RF80) in adjacent market design #4 is received, mixed from IF frequency to 0IF, filtered and decimated.

    The radio has a stream rate, and a channel (Axc) rate.   The remainder of IQN data transport, FFTC processing, memory storage, and DSP usage are based on channels.

    I would request the design 4 RFSDK package.   There is a new adapter card that fits between the 66AK2L06 EVM, and the ADC EVM, it provides a clock source, and the splitting of the lanes to allow the DAC and ADC to share one 66AK2L06 JESD connector.   You would also need to request / purchase that for the standard design 4 experiment.

    You would need to contact you local TI HSP ADC and DAC field application engineer.  In order to use the design package you would need a 2 lane parallel IQ programming example for your ADC EVM, 


    Joe Quintal

  • In reply to Radio-Joe:

    Hello, Joe.

    Thank you for your kind answer.

    Unfortunately, however, I couldn't fully understand it bcoz of the lack of my knowledge on this field.

    The original purpose is to get analog data through an ADC and do some processing on the data using DSP for a research.

    I (actually me and my group) have done this with FPGA so far, but now we need to use a DSP, so searched an appropriate DSP board and found the XTCIEVMK2LX, which was seemed to meet our purpose (high speed data acquisition and processing).

    And then we became to need a mean to get the analog data through the fastest interface (we came to know there's JESD204B) and found the ADC board (DEV-ADC34J22), but it cannot be directly connected to the DSP board, so we searched and found the adapter card (KY-FMC2HSMC). We have interest only in whether we can get the analog data with this hardware configuration and how to program it (using an IDE like CCS). At first, we thought there must be a convenient way like an API, which we believed in being included in the SDK (MCSDK or Processor SDK, recently) included in the XTCIEVMK2LX bundle, but we couldn't find it. Searched again and found the RFSDK.

    I would like to tell you again, we are totally new to this and need more practical and detail information about how we can achieve our goal.

    My apologize for the discursive and non-expert words. :)

    Thank you for your attention to my question again, and I hope you or another expert kindly give me any small hint for my problem.

    Huioon Kim
  • In reply to Huioon Kim:

    OK, I guess my last question is too bad to answer. Let me change the question.

    I have the XTCIEVMK2LX now. I want to get analog data using an ADC through a high speed interface like JESD204B and analyze it with the XTCIEVMK2LX.

    What do I need? Which ADC board is needed? How to connect the ADC board with the XTCIEVMK2LX? What document should I refer for this? You can pick a specific item for me. ;)

    I'm still fighting with the hardware configuration as described above and now thinking that I can't make it with the hardware configuration.

    Any small hint would be appreciated. Help me!
  • In reply to Huioon Kim:

    The hardware connectivity is very specific.
    Not all of the TI JESD ADC boards connect directly to the FMC CN16 on the 66AK2L06 EVM.
    The ADC32RF80 family connects directly to the 66AK2L06 EVM.

    Here is the design 4 link, that discusses the ADC32RF80 connection to 66AK2L06,

    You can request these on the TI website.
    If you use MCSDK 3147 (older version), and RFSDK you would flash Linux and MCSDK-forRFSDK and RFSDK onto the EVM, following
    the MCSDK installation and RFSDK installation guide.

    You can initially configure RFSDK for a design 4 JESD loopback, in this case, you can run the ADC receiver as a Tx loopback signal.

    Once you get the hardware, (ADC32RF80) EVM, you need to supply it with the RF clock and signal, and then you can run a design4 example for the ADC with 66ak2l06 only.

    As a separate discussion, if you have captured the data on your FPGA side experiment, you could pipe the data through Ethernet or PCIe to the
    DSP card as well. Some customers do snapshot capture into RAM, and then forward the output to the DSP for processing.

    Joe QUintal
  • In reply to Radio-Joe:

    Hello, Joe.

    Thank you for answering my many questions. ;)

    Unfortunately, the ADC EVMs included in the reference designs of 66AK2L06 EVM are not so affordable for us and have higher specs than we need, so we decided to try ADC34J22 EVM as questioned about the compatibility in my previous question.

    We will examine the compatibility ourselves and request to purchase it. I hope it will work well. :)

    Thank you very much!

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.