• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 100 subscribers
  • Views 350 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM4379: T Topology Balanced Design

Lawrence Wong
Genius 14310 points
Part Number: AM4379

For the following reference design http://www.ti.com/tool/TIDEP0012 Customer is looking for:

1. In Allegro .alg format to allow import into Altium

2. Design and layout guideline for T-Topology design

3. Guidance on configuring EMIF Tool http://www.ti.com/tool/sitara-ddr-config-tool for T-Topology application

  • 0
    TI__Mastermind 42545 points
    Hi Lawrence,
    1) Although Altium does have a conversion tool we can't make any guarantees concerning the validity of the conversion. Conversion between one program and another often include errors or misinterpretations.
    2) I don't have any additional guidance. Micron has an extremely detailed app note which describes the difficulties in implementing a balanced-T layout. Full simulation should be preformed to ensure signal integrity.
    3) I will check with the team supporting the tool.
    Regards, Bill
  • 0 in reply to Bill Taboada
    TI__Genius 14310 points
    Hi Bill,

    That's perfect fine about the conversion tool may introduce error. I will set the right expectation with the customer.

    Regards,

    Lawrence
  • 0 in reply to Lawrence Wong
    TI__Mastermind 42545 points
    Hi Lawrence,
    I have discussed this with the team and we highly recommend that the customer implement the design using the fly-by implementation described in the data manual. Implementing the layout with balanced-T should only be attempted if the customer is prepared to do extensive simulation to ensure that the signal integrity is adequate for each of the DDR signals at each of the devices. While this was implemented on the starter kit, it is not recommended for customers that don't have extensive knowledge of DDR3 implementation.
    Regards, Bill
  • 0 in reply to Bill Taboada
    TI__Mastermind 42545 points
    Hi Lawrence,
    Although there is the TI design and the layout example for the AM437 Starter Kit, it's clear to me that we don't have a good support model for the balenced-T implementation. I've requested information from other team members but haven't received many responses at this time. I'm going to close this ticket for now. If you have additional questions let me know and I will contact you if I receive more information.
    Regards, Bill