This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

TMDSEVM437X: Camera module design files

Intellectual 455 points

Replies: 4

Views: 220

Part Number: TMDSEVM437X

Is there any place to find the design files for the TI camera module 4P0041?

We would need this in order to prepare boards for compatibility testing of other parallel CMOS modules with AM437x CPUs...

  • For whom may face the same challenge: you can redraw the scheme using the references of page 14 of the EVM scheme files for J3 pinout and page 15 to get the connection to the CMOS chip. Only an additional TPS79301 needs to be added to generate 1.8V which is provided by J3.

    However, if there was a way to get the original files as well, it would be useful. At the end this is an evaluation board made for being used as a reference design...

  • In reply to Peter%20Hoyer:

    Thanks for updating the thread. Please check this reference design: www.ti.com/.../TIDEP0014

     

    Best Regards
    Biser
  • In reply to Biser Gatchev-XID:

    Hi Biser,

    Thank you very much for the quick reply. Fortunately your reference is very similar to what I have done during the weekend. :-)

    Surprisingly you are using a totally different connector layout compared to what you are using for the "on board" camera of the EVM (which corresponds to the pinout of the original DVP flat cable layout from OV).

    My question is why you generate 1.5V to supply this to J2 pin 9 which should be pin DVDD of the camera module and then provide 2.8V as DOVDD (J2 pin 12). Normally I would have expected that you feed DOVDD with 1.8V and then leave out DVDD.

    Do you know if this has been done for a reason (stability, quality, ..) or just because?

    You have also added a GND pin (either J2 pin 5 or 7) which does not map to a corresponding pin at the CMOS or "on board" camera connection on the EVM. Is this going to SENSOR_Y0 in order to force 8 bit mode or any idea to where this is being mapped?

    In the picture you have on the left the DVP cable pinout from OV, in the middle the design of the OVM, and on the right the connector from the camera board reference design:

    EVM 1x25 EVM 2x12 OV CMOS
    25 1 Not connected
    24 1 2 AGND
    23 2 3 SENSOR_SIO_D
    22 3 4 AVDD 2.V clean (3.3V for OV271x)
    21 4 5 SENSOR_SIO_C
    20 15 6 SENSOR_RESET
    19 6 7 SENSOR_VSYNC
    18 11 8 SENSOR_PWDOWN
    17 8 9 SENSOR_HREF
    16 9 10 DVDD: 1.5V clean,
    only needed if DOVDD != 1.8V
    15 12 11 DOVDD
    14 17 12 SENSOR_Y9
    13 10 13 SENSOR_XCLK
    12 18 14 SENSOR_Y8
    11 5,7 15 DGND
    10 19 16 SENSOR_Y7
    9 13 17 SENSOR_PCLK
    8 20 18 SENSOR_Y6
    7 24 19 SENSOR_Y2
    6 21 20 SENSOR_Y5
    5 23 21 SENSOR_Y3
    4 22 22 SENSOR_Y4
    3 23 SENSOR_Y1
    2 24 SENSOR_Y0
         

    Regards
    Peter

  • In reply to Peter%20Hoyer:

    Found the answer to one of my question myself:

    In the EVM implementation you power the I/O part of the camera at 1.8V but on the camera board you are using 2.8V instead. For this reason you need to provide additional 1.5V to DVDD which is not required in the EVM design.

    Did you do that for a reason and if yes, which variant do you suggest?

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.