Hi,
Are the four arm cores of 66ak2h all master cores? Or there is only one master arm core that communicates with dsp? It assume that dsp0 executes the kernel task A and dsp1 executes the kernel task B. Can these two tasks be performed parallelly?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
Are the four arm cores of 66ak2h all master cores? Or there is only one master arm core that communicates with dsp? It assume that dsp0 executes the kernel task A and dsp1 executes the kernel task B. Can these two tasks be performed parallelly?
Hi, Nancy,
Please take a look at the DSP offloading in OpenCL User's Guide, http://downloads.ti.com/mctools/esd/docs/opencl/offload.html.
and also the environment variable, TI_OCL_COMPUTE_UNIT_LIST, in Environment Variable chapter, http://downloads.ti.com/mctools/esd/docs/opencl/environment_variables.html, which specifies how many DSPs available to the OpenCL runtime.
Rex