• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 100 subscribers
  • Views 699 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

[FAQ] PROCESSOR-SDK-DRA8X-TDA4X: What are the AUTOSAR Software Architecture layers?

[FAQ] PROCESSOR-SDK-DRA8X-TDA4X: What processing cores can configure the Gigabit Ethernet Switch (CPSW)?

Misael Lopez Cruz
Expert 8415 points

Part Number: PROCESSOR-SDK-DRA8X-TDA4X

I see different processing cores available in the Jacinto 7 device, which processing cores can I use to configure the Gigabit Ethernet Switch (CPSW)?

  • 0
    TI__Expert 8415 points

    The 9-port Gigabit Ethernet Switch (CPSW0) is a subsystem present in the Jacinto 7 family of devices which provides Ethernet packet communication for the device and can be configured as an Ethernet switch. CPSW features different MAC interfaces such as SGMII, RGMII and RMII, and also provides a MDIO interface for PHY management.

    Any processing core in the Jacinto 7 device is capable of configuring the CPSW Ethernet Switch registers. However, the TI Processor SDK defines a dedicated ARM Cortex-R5F core to run the Ethernet Firmware, MAIN_MCU0 core 0. The CPSW Ethernet Firmware (EthFw) is a component developed by TI and distributed in source and binary form through TI Linux and RTOS Processor SDKs (http://www.ti.com/tool/PROCESSOR-SDK-DRA8X-TDA4X).