This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] PROCESSOR-SDK-DRA8X-TDA4X: What are the safety features in Jacinto 7 and how do I integrate them?

Part Number: PROCESSOR-SDK-DRA8X-TDA4X

I would like to integrate Jacinto 7 safety features into my software. How do I get started adding safety features to my software?

  • The hardware safety features can be found in DRA829/TDA4VM Safety Manual's section 5 Description of Hardware Component Parts. The section contains the brief description of the IP blocks inside the hardware component and a list of the diagnostics. Please talk to your TI contact to download the Safety Manual.

    The software for the safety features is in the Chip Support Library (CSL). This software package belongs to the Processor SDK RTOS Automotive package under the PDK component. The CSL contains the foundational APIs for the safety IPs as well as other modules.

    Here is a short list of examples. For detailed functional descriptions, see the DRA829/TDA4VM Technical Reference Manual, Section 12.11 Internal Diagnostics Modules.
    1. Clock monitoring with Dual Clock Comparator (DCC)
    2. Error reporting with Error Signaling Module (ESM)
    3. ECC protection of on-chip memory and interconnect with ECC Aggregator
    4. Windowed watchdog with Real Time Interrupt (RTI)

    In addition, safety reference applications will become available. They will provide more comprehensive examples to demonstrate the safety features.