This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C6418: TMS320C6418

Part Number: TMS320C6418

hi, we are using C6000 series for a long time. In almost all platforms we are using it with 8Mx32(256Mbits) SDRAM, but in one platform we need further RAM memory so i investigated the SDRAMs in market and find IS42S32160F-7TLI, 16Mx32 (512 Mbits). So far it is fine but after i  checked SPRA433E there says as below. So can i ask if i can use x32 wide data with 512Mbits memory space, or do C6418 support just x16 wide data with 512Mbits memory space?

  • Hi Serkan,

    Unfortunately I can't see the attachment that you are referring to.  Can you provide the document number and the section number?

    Regards, Bill

  • Hi Bill,

    Section 1.3 of spra433e.There is just x16 width option for 512 Mbit.

    Can we use TMS320C6418 in x32 data width for 512 Mbit memory or shortly can we use IS42S3216F-7TLI (16Mx32) with TMS320C6418?

     

    Regards,  Serkan

    Width

  • Hi Serkan,

    As stated in section 1.3, the table does not include an exhaustive list of all device configurations supported.  The ISI device that your are asking about does meet the programmable capabilities for  the precharge bit and the number of row addresses, column address and total banks.  As long as it meets the timing requirements for the interface it looks like this device should be supported.

    Regards, Bill

  • Hi Bill,

    sorry but i am asking to clarify, so can we get 512 Mbit memory space using x32 data width SDRAMs( namely 4Mx32x4 banks) for TMS320C6418

    Regars, Serkan 

  • Hi Serkan,

    As shown in section 4.3 of the TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide (SPRU266E), 128Mbytes are addressable by the TMS320C6418 when using a x32bit interface.  The ISI 512Mbit memory you have listed contains 64Mbtyes and you should be able to address the entire device.  If you look at section 4.4.1 it will show you how the banks, rows and column bits will map to a linear address. 

    Regards, Bill