Hi,
My customer is designing their own board for 66AK2G12.
He wants to provide LVDS reference clocks (CPTS_REFCLK_P/N and PCIE_CLK_P/N) from LVDS clock buffer.
The clock buffer is operating with 3.3V, but CPTS_REFCLK_P/N and PCIE_CLK_P/N are 1.8V IOs.
So customer is planning to connect these signals with AC coupled to remove DC component.
Is this acceptable?
Thanks and regards,
Koichiro Tashiro