We are seeing a step response in 1v5rail while Power on of DSP. Is this the expected behavior?
There is explanation for the Glitch on +1V5 rail during power up as per the below document Usage note 10. Due to the Internal leakage current between VDDR and VDDT.
We are not using the serdes module as PCI is not supported for C6652.