I am in the process of implementing the JESDIP on the Custom board with 10 Gbps rate.
I noticed in the TI JESDIP there is requirement of two clocks.
1. MGT clock .
2. SYS clock
We don't have two clock from same source in our board.
Please tell me the Alternative of Sysclk.