This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38RF86: Maximum achievable data rate

Part Number: DAC38RF86

Hi All,


I am using DAC38RF86EVM in conjunction with TSW14j56 Rev E as a signal generator to generate a custom pattern. (The custom pattern are square pulses with 5 samples per square pulse)  I am able to generate a 100 MHz sinusoidal wave using the single ended output IOUTA_SE. . I wanted to know how fast the data rate can be with this DAC by using on board VCXO clock ( CMODE 4) and by using external clock ( CMODE 1 and CMODE 2). The data rate is defined by the DAC Clock Frequency/ interpolation.

CALCULATIONS
So, in the case of using on board clocking solution, as the nearest multiple of 122.88 MHz to  max DAC Clock frequency is 9000  is 8847.36 and the allowed interpolation starts form 6x, so the maximum data rate possible is 1474.56 ( 8847.36/6). ( screenshot attached). Just wanted to know, if that is the maximum data rate achievable with on board clocking or can we reduce the interpolation to get higher data rate?



In the case of external clock, is it possible to get higher data rates, if we can reduce the interpolation for external clock settings?

Also, what do the I/Q pairs option mean and does it have bearing on the data rate?

Thanks and Regards,
Vaibhav Jain.