• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 9 subscribers
  • Views 330 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DAC38RF82: SerDes PLL cannot locked

DAC38RF82: DAC38RF82

zhang jiwei
Prodigy 10 points
Part Number: DAC38RF82

Hellow, when I used SPI to program DAC38RF82, the odd registers of the address read and write normally, but the even registers of the address read and write goes error.  If you known , thanks for your help.

  • 0
    TI__Guru* 91947 points

    Zhang,

    Make sure you are issuing a hard reset to the DAC after power and clocks are present. You may have to probe the SDIO, SEN and SCLK with a scope and verify the timing and signal levels with respect to the data sheet. The only way I could see this happening is for address bit 0 to be stuck at "1". Is the data being sent one clock early/late with respect to SDEN going low by any chance?

    Is this issue with writes/reads to all four pages?

    Regards,

    Jim