This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: LMX8410L
The data sheet says under "There are several other considerations for SPI readback:", "The MUXOUT pin is always for the address portion of the transaction." This sentence seems incomplete. What should it say?
Yes, we missed one magic word there.
The complete sentence is:
The MUXOUT pin is always low for the address portion of the transaction.
Thank you for pointing this out, we will file this error and make the change in next revision of datasheet.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Noel Fung:
Thanks for quickly responding! I'm debugging a board with 8 of these parts on it organized into two groups of four. Within a group of four, the MISO outputs are all connected to the same signal on the board, which then becomes an input to our main FPGA. Every chip receives its own individual CSB signal from the FPGA.
Is MISO tri-stated when CSB is deasserted? Or, was it a mistake to wire the MISO signals together?
In reply to Philip Swan1:
MISO.....did you mean MUXout? It is not high-Z when CSB is not asserted. You cannot directly connect multiple MUXout together. The simplest way to resolve this problem is use a diode for each MUXout to forward the readback data or LD signal to the FPGA.
We would like to learn as much as possible about the behavior of the MUXOUT pin. We think that it tri-states when CE (Chip Enable) is low. Could you confirm and tell us if there is any other hidden functionality that might enable us to control it or tri-state it?
Unfortunately, it is not configurable. It is either HIGH or LOW.
I have one more question related to this thread. If another part were to drive the MISO line high and low (i.e. performing normal SPI transactions) while MuxOut is connected to the same MISO line, what is the likelihood that this perturbation would prevent the LMX8410L from operating in compliance with its specification? For more context, assume that the LMX8410L is in read-back mode but with its CSB de-asserted (and thus it will be driving its MuxOut low) and assume that the LMX8410L is configured into INTERNAL LO/DIV2 mode.
Part 2 of this question is: Is the LMX8410L's RF parametric performance tested while signalling activity is occurring on the SPI lines at the same time? Or, is there an expectation that all SPI activity should cease after the part is configured to enable the part to perform optimally?
When LMX is driving the MUXout LOW, the MISO bus will be driven LOW, you won't see any readback data from other devices.
When the SPI is toggling, you might see some random spurs at the VCO output. We have seen this behavior in some synthesizers, but I don't know if this happen to LMX8410L or not.
Thanks. I think the data sheet needs some additional text along the lines of:
1) "The MuxOut signal does not tri-state when the CSB is deasserted".
2) Test conditions for the part: "There was / was not activity on the SPI bus when parametric measurements were taken."
Also: DIGITAL INTERFACE -> "High level output current" row, it looks like there are two typos mixing up V and I.
Thanks for your suggestion and finding, we will record it and fix it in the next revision of datasheet.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.