This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
DAC38RF83: Link configuration error reported by DAC
Part Number: DAC38RF83
I would like to have a test on "Short Test Patterns". The test plan is that send a Short Test Patterns to DAC and let DAC to check the JESD204B link.
It is hard to understand why I1/Q1 is blank in Table 33 when JESD MODE=82121. It conflict with the I0/Q0 I1/Q1 mapping in Table 10.
Can you provide us the detailed mapping of the samples when DAC is in "Short Test Patterns"
Samples description in Table 33 is really to grasp. we hope that a detailed example depiction can be provided.
In Table 10, “i” is used to denote a stream and i0, i1 are two consecutive samples in that stream. Same goes for q. In Table 33, each column is a stream, so i0 i1 q0 q1 refer to four streams, not samples. A little confusing. Those column headings in Table 33 should convey that each column is a stream, not a sample. Since some modes are A1-i, A1-q, A2-i, A2-q, and some are A-i, A-q, B-i, B-q…
The two samples in the Table 33 “i0” column correspond to the i0 and i1 samples shown in Table 10; same goes for q.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to jim s:
According to your reply, I am clear . I decide to write the mapping in TX side , as below:
Lane TX0 : 7C 7C .......(repeat)........
Lane TX1 : B8 B8 .......(repeat)........
Lane TX2 : F4 F4 .......(repeat)........
Lane TX3 : 31 31 .......(repeat)........
Lane TX4 : 6D 6D .......(repeat)........
Lane TX5 : A9 A9 .......(repeat)........
Lane TX6 : E5 E5 .......(repeat)........
Lane TX7 : 20 20 .......(repeat)........
Is it correct ? Sometimes the datasheet cannot tell the detailed. For example , It is not clear how 7C88 / F431 in table 33 is mapped to I0 / I1 in table 10.
Please help check the Short Test Pattern mapping to TX above.
In reply to XiaoTao Ng:
What you have shown is correct.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.