Part Number: DAC38RF89
I config DAC38RF89's JESD204B as fallowing.
It has two real input. One use DACA, the other use DACB.
When I initial DAC38RF89, the two DACs output has a phase difference,t1(two channels data is the same); if I re-initial DAC38RF89,the phase difference sometimes becomes t2 and sometimes it doesn't change.
I want to know the reason？ And how can the phase difference be fixed to 0？
All logic blocks for both paths must use the same SYNC source. This goes for the NCO registers as well. You should be operating with subclass 1 and providing at least 2 SYSREF pulses. Both DUC pages (0 and 1) should be using the same register settings for addresses 0x24, 0x27, 0x28 and 0x5C.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to jim s:
The register settings are: 0x24= 0x0010;0x27=0x4444;0x28=0x0440;0x5C=0x0001. The phase difference is still not fixed.
If the register settings change to : 0x24= 0x0010;0x27=0x2222;0x28=0x0220;0x5C=0x0001, use the sysref as the sync source,But the problem remains.
If reset the 204B core(at the transmitter) in the FPGA and release reset,I can see the same phenomenon.
What other reasons might lead to this problem？
In reply to user6193156:
Use the JESD_CROSSBAR registers (ox5F and 0x60) to swap the incoming data going to the DAC's to see if the phase difference follows the incoming data.
Attached is the configuration file we use with our EVM using your settings. See how these register settings compare to yours. FYI, the JESD lanes are swapped around on our PCB and registers 0x5F and 0x60 settings compensate for this.
I use the JESD_CROSSBAR registers (ox5F and 0x60) to swap the incoming data going to the DAC's, the phase difference changes. Sometimes the phase difference changes with the input data, sometimes the phase difference is 0.
Does this mean there is a phase difference in the input data？ Or the phase difference is generated within the DAC？
In addition, another problem was found in the test. Sometimes the output waveform was abnormal when I swap the incoming data.
I think the issue is with your data. You can also use the crossbar registers to send the same data to both DAC's. Try this.
When I reset the FPGA 204B core, the phase difference phenomenon is very easy to appear, but if I re-initialize the jesd of DAC(set register 0x0=0x5803,then set register 0x0=0x5800), there is no difference almost every time.
Maybe there's something wrong with jesd synchronization？
Should FPGA or DAC be reset first during jesd synchronization?
After you have configured the DAC registers, reset and initialize your FPGA, then follow the steps in section 9.1.1 of the DAC data sheet (Start-up Sequence).
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.