• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 246 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TDC7200: Synchronisation and code examples

TDC7200: SPI mode(s) to be used

Martin Jentsch
Prodigy 90 points
Part Number: TDC7200
Other Parts Discussed in Thread: TDC7201

Dear TI team,

the datasheets for the TDC7200 (Fig. 1, page 8) and TDC7201 (Fig. 1, page 7) postulates:
  DIN: SCLK rising edge
  DOUT: SCLK falling edge
In consequence, the SPI-mode of a MCU SPI-block would have to be changed during a single register read transfer after sending the address
The 7200 diagram shows a real shift of DIN and DOUT in Fig. 1, but the diagram of Fig.21, page 22 does not!
The 7201 diagram does not show a shift.

What is the truth ? Which SPI mode(s) can we use?

Kind Regards
Martin

TDC7200:

TDC7201:

  • 0
    TI__Mastermind 19640 points

    Hello Martin,

    Thank you for your question. It seems to me that Figure 1 of the TDC7200 does not properly portray what occurs in a SPI transaction. Please refer to Figure 21 of the TDC7200 data sheet as that one seems to correctly correlate how the device behaves. To verify I took a screenshot of a register read on the logic analyzer, it can be seen below:

    I hope this answers your question.

    Best,

    Isaac

  • 0 in reply to Isaac Lara
    Prodigy 90 points

    Dear Isaac,

    thanks for your answer!
    Now we are confident to drive the TDC7200/7201 with CPOL:=0 (Clock idle low) and CPHA:=0 (Sample @ rising edge)
    what is similar to SPI mode 0

    Martin