This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR2243: Does long idle time impact the data progress?

Part Number: AWR2243

Hi supporter:

As the below image shows,we set long idle time for FPGA calculate.We don't know either this long idle time impact the system or not.We know the minimum idle time in document SWRA553A,is there exist maximum idle time?

thanks

thanks~