• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 185 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AWR2243: 4 cascade system without clock buffer

xu qingjie
Intellectual 320 points
Part Number: AWR2243

Hi supporter；

TI suggests use clock buffer when there are more than 2 cascade in  swra574b.

what if we just use microstrip line or stripline and keep the equal length？

Is there any concern about  drive capability or any other reason？

  • +1
    TI__Genius 13805 points

    Hi,

          The drive strength level requirement is listed in the datasheet. For 2 chip cascade you dont need a buffer as the OSC_CLK_OUT from primary device can be fed to the only secondary device, however, for more than 2 cascade device(s) topology if you can maintain the spec requirement then it should be OK.

    Regards