Other Parts Discussed in Thread: AWR1243
Hello,
I want to use FPGA to capture the RAW data of AWR1243 by LVDS ; I see the connection to the HD60 connector in AWR1243BOOST,
20 AR_LVDS_VALIDP
22 AR_LVDS_VALIDM
26 AR_LVDSSCSI_FRCLKP
28 AR_LVDSSCSI_FRCLKM
32 AR_LVDSSCSI_3P
34 AR_LVDSSCSI_3M
38 AR_LVDSSCSI_2P
40 AR_LVDSSCSI_2M
44 AR_LVDSSCSI_CLKP
46 AR_LVDSSCSI_CLKM
50 AR_LVDSSCSI_1P
52 AR_LVDSSCSI_1M
56 AR_LVDSSCSI_0P
58 AR_LVDSSCSI_0M
The questions is below:
1. What is the function of AR_LVDS_VALIDP/M and AR_LVDSSCSI_FRCLKP/M, is these signals used in LVDS or CSI2?
2. I want to use XILINX FPGA ISERDES to receive LVDS data, is there any fixed data for me to adjust the BITSLIP for correcting data?
Thanks very much.