Has anyone come across a Verilog behavioral model for this part?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
That's too bad. I don't believe I can use an IBIS model to model the digital behavior of this device in a tool like Mentor Questa Sim.
Craig -
sorry about this - this is I2C device, that would be all that would come from this for you then - is it really an issue or requirement for you?