hi expert,
i want to know where MUX on-leakage current flows from.
as we know, a typical MUX switch is a NMOS. when NMOS is on, Vd=Vs and Vg=VDD suppply.
so the leakage current flows from NMOS's Gate pin, right? and on-leakage current will increase if Vg=Vs become smaller ?