Hi,
Need to validate the capacitance ON - OFF state measurement of the above-mentioned CMOS SPDT Switch.
Please recommend the test procedure and any test equipment needed to test for the same.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
Need to validate the capacitance ON - OFF state measurement of the above-mentioned CMOS SPDT Switch.
Please recommend the test procedure and any test equipment needed to test for the same.
Hello,
Just to clarify I want to let you know that the capacitance isn't dependent on the input frequency and you should expect ~17pF( Cio on) and ~5.2pf( Cio off) across the input frequency if you were to test the device.
1.So I would like to ask are you concerned about how this device will perform at different input signal frequencies? If so the bandwidth spec on this datasheet can help you understand how this device will perform at different input signal frequencies.
Finally just to reiterate , across the spectrum of frequencies that the SN74LVC1G3157 is spec'ed too ( <340MHz) this capacitance is flat.
I can look into how the capacitance is tested for this device but please let me know what you think about the things i said earlier in this thread.
Regards,
Kameron