Dear Technical Support Team,
TS5A23116 has a Isolation in Powered-Down Mode(V+=0) and following E2E post shows the detail of isolation related to the leak spec.
So TS5A23116 can input the signal to NO1ⅴNO2 during V+=0.
Is there any specification about ramp up time(like Δt/ΔVof logic device(ioff) ) of supplying voltage to keep Hi-z.
Then I think IN1/IN2 should be L (OFF) to keep Hi-z.
Best Regards,
ttd