• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 17 subscribers
  • Views 333 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMUX6136: Latch-up

Kai Hsiao
Guru 12675 points
Part Number: TMUX6136

Hi Sir 

I saw ADI mux solution have "latch-up proof" function

is it the same function for "Latch-Up Performance Meets 100 mA per JESD78 Class II Level A on all Pin"

May I know latch up function's benefit ?

Thanks

  • 0
    TI__Expert 5660 points

    Hello,

    Thank you for your question. Our team is currently on holiday, so you can expect a response from someone on our team on Monday, December 2nd. 

    Best regards!

  • 0 in reply to Kate Dickson
    TI__Genius 9132 points

    Hi Kai,

    Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. . Latch-Up is not a risk if the voltage and current levels applied to the device adhere to the absolute maximum ratings.

    The "Latch-Up Performance Meets 100 mA per JESD78 Class II Level A on all Pin" means that the TMUX6136 will protect up to 100mA during latch-up.

    Can you explain your use case and how much latch up protection you need?

    Regards

    Saminah