This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCSTUDIO-SITARA: QSPI_CMD_REG.WLEN of AM437x cannot be set correctly.

Part Number: CCSTUDIO-SITARA

Hi,

The CCSv9.3 has a problem to read/writ the register view and the memory browser view with AM437x.
The QSPI_CMD_REG.WLEN bit field has 7 bits, but the upper 2 bits cannot be changed as shown in the attached image below.


Similarly, the upper two bits cannot be changed in the memory browser view.
This seems to be a bug in CCS. Please correct it.

Best Regards,
H.U

  • H.U., 

    Can you confirm that you need the option 0x7F (128 bit) word length as well, as indicated in the TRM?

    Regards,

    Rafael

  • Hi Rafael,

    Yes, I need 128 bit word length, but the CCS register view does not allow to choose the 128 bit option.

    Best Regards,
    H.U

  • H.U.,

    Thanks for the clarification. I will fix the register view issue in an upcoming version of the Sitara device support package, but in the meantime the fix is quite simple.

    Close CCS.

    Run the utility fsclean.bat from the path below

    %CCS_INSTALL_DIR%/ccs/ccs_base/common/bin

    Open the file below in a text editor other than the regular Windows Notepad (it does not acknowledge the Unix EOL characters)

    %CCS_INSTALL_DIR%//ccs/ccs_base/common/targetdb/Modules/am437x/QSPI.xml

    Perform the following edits:

    Insert the line below before line 233:
    <bitenum description="128 bits." id="en_4_0x7F" token="en_4_0x7F" value="0x7F"></bitenum>

    Replace Line 232:
    <bitfield begin="25" description=" Word length. [[br]]Sets the size of the individual transfers from 1 to 128 bits. " end="19" id="WLEN" rwaccess="RW" width="7">

    Replace Line 230:
    <bitfield begin="27" description=" Reserved." end="26" id="RSVD_2" rwaccess="R" width="2"></bitfield>

    Save the file and close the editor. Restart CCS and the Debug Session. 

    After the QSPI peripheral is initialized, you should be able to see the update at the Register view. 

    Despite the changes are visible in the CCS debugger, I couldn't make the 0x7F selection "stick" - it always falls back to 0x1F. However, my board uses a pre-production device (XAM437XAZDN) and therefore it is possible that only newer silicon revisions allow that. 

    Hope this helps,

    Rafael

  • Hi Rafael,

    Thank you for your reply.
    I will try it.

    Best Regards,
    H.U