This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

What is the maximum size of an array? TMS320F28069M

Part Number: TMS320F28069


Tool/software: TI C/C++ Compiler

Hello TI experts, I need to load matrix like:
Int A [700000];
But in my case, it doesn't compile the program and it shows some errors.
I am beginner at programming these cards and also working on code composer environment.

I've just tested some examples. I really appreciate your help.

Thanks in advance

  • The limit you hit is not the theoretical maximum amount of memory which can be addressed, but the amount of memory available on your particular device, which is always much less.  Where does that come from?  When you create a new project in CCS, you indicate which processor you use.  This choice, in turn, causes several system details to automatically be set.  Among those details is the linker command file.  The linker command file contains, among other things, a description of the memory available on the device.  Look for a file in the project with a name similar to F28069.cmd.  Inspect it and search for MEMORY.  

    To better understand linker command files in general, please see the article Linker Command File Primer.

    Thanks and regards,

    -George

  • hi,
    I am currently loading some data from a .txt file but it has 80000 data which I want to store in an array, I was reviewing the file F28069.cmd where I am getting error in .ebss.


    MEMORY
    {
    PAGE 0 : /* Program Memory */
    /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
    RAML0 : origin = 0x008000, length = 0x000800 /* on-chip RAM block L0 */
    RAML1 : origin = 0x008800, length = 0x000400 /* on-chip RAM block L1 */
    OTP : origin = 0x3D7800, length = 0x000400 /* on-chip OTP */

    FLASHH : origin = 0x3D8000, length = 0x004000 /* on-chip FLASH */
    FLASHG : origin = 0x3DC000, length = 0x004000 /* on-chip FLASH */
    FLASHF : origin = 0x3E0000, length = 0x004000 /* on-chip FLASH */
    FLASHE : origin = 0x3E4000, length = 0x004000 /* on-chip FLASH */
    FLASHD : origin = 0x3E8000, length = 0x004000 /* on-chip FLASH */
    FLASHC : origin = 0x3EC000, length = 0x004000 /* on-chip FLASH */
    FLASHA : origin = 0x3F4000, length = 0x003F80 /* on-chip FLASH */
    CSM_RSVD : origin = 0x3F7F80, length = 0x000076 /* Part of FLASHA. Program with all 0x0000 when CSM is in use. */
    BEGIN : origin = 0x3F7FF6, length = 0x000002 /* Part of FLASHA. Used for "boot to Flash" bootloader mode. */
    CSM_PWL_P0 : origin = 0x3F7FF8, length = 0x000008 /* Part of FLASHA. CSM password locations in FLASHA */

    FPUTABLES : origin = 0x3FD860, length = 0x0006A0 /* FPU Tables in Boot ROM */
    IQTABLES : origin = 0x3FDF00, length = 0x000B50 /* IQ Math Tables in Boot ROM */
    IQTABLES2 : origin = 0x3FEA50, length = 0x00008C /* IQ Math Tables in Boot ROM */
    IQTABLES3 : origin = 0x3FEADC, length = 0x0000AA /* IQ Math Tables in Boot ROM */

    ROM : origin = 0x3FF3B0, length = 0x000C10 /* Boot ROM */
    RESET : origin = 0x3FFFC0, length = 0x000002 /* part of boot ROM */
    VECTORS : origin = 0x3FFFC2, length = 0x00003E /* part of boot ROM */

    PAGE 1 : /* Data Memory */
    /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
    /* Registers remain on PAGE1 */

    BOOT_RSVD : origin = 0x000000, length = 0x000050 /* Part of M0, BOOT rom will use this for stack */
    RAMM0 : origin = 0x000050, length = 0x0003B0 /* on-chip RAM block M0 */
    RAMM1 : origin = 0x000400, length = 0x000400 /* on-chip RAM block M1 */
    RAML2 : origin = 0x008C00, length = 0x000400 /* on-chip RAM block L2 */
    RAML3 : origin = 0x009000, length = 0x001000 /* on-chip RAM block L3 */
    RAML4 : origin = 0x00A000, length = 0x002000 /* on-chip RAM block L4 */
    RAML5 : origin = 0x00C000, length = 0x002000 /* on-chip RAM block L5 */
    RAML6 : origin = 0x00E000, length = 0x002000 /* on-chip RAM block L6 */
    RAML7 : origin = 0x010000, length = 0x002000 /* on-chip RAM block L7 */
    RAML8 : origin = 0x012000, length = 0x002000 /* on-chip RAM block L8 */
    USB_RAM : origin = 0x040000, length = 0x000800 /* USB RAM */
    FLASHB : origin = 0x3F0000, length = 0x004000 /* on-chip FLASH */
    }

    /* Allocate sections to memory blocks.
    Note:
    codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code
    execution when booting to flash
    ramfuncs user defined section to store functions that will be copied from Flash into RAM
    */


    SECTIONS
    {

    /* Allocate program areas: */
    //.cio : > FLASHB, PAGE = 1
    .cinit : > FLASHA, PAGE = 0
    .pinit : > FLASHA, PAGE = 0
    .text : > FLASHA, PAGE = 0
    codestart : > BEGIN, PAGE = 0
    ramfuncs : LOAD = FLASHD,
    RUN = RAML0,
    LOAD_START(_RamfuncsLoadStart),
    LOAD_END(_RamfuncsLoadEnd),
    RUN_START(_RamfuncsRunStart),
    LOAD_SIZE(_RamfuncsLoadSize),
    PAGE = 0

    csmpasswds : > CSM_PWL_P0, PAGE = 0
    csm_rsvd : > CSM_RSVD, PAGE = 0

    /* Allocate uninitalized data sections: */
    .stack : > RAMM0, PAGE = 1
    .ebss : > RAML4, PAGE = 1
    .esysmem : > RAML2, PAGE = 1

    /* Initalized sections to go in Flash */
    /* For SDFlash to program these, they must be allocated to page 0 */
    .econst : > FLASHA, PAGE = 0
    .switch : > FLASHA, PAGE = 0

    /* Allocate IQ math areas: */
    IQmath : > FLASHA, PAGE = 0 /* Math Code */
    IQmathTables : > IQTABLES, PAGE = 0, TYPE = NOLOAD

    /* Allocate FPU math areas: */
    FPUmathTables : > FPUTABLES, PAGE = 0, TYPE = NOLOAD

    DMARAML5 : > RAML5, PAGE = 1
    DMARAML6 : > RAML6, PAGE = 1
    DMARAML7 : > RAML7, PAGE = 1
    DMARAML8 : > RAML8, PAGE = 1

    /* Uncomment the section below if calling the IQNexp() or IQexp()
    functions from the IQMath.lib library in order to utilize the
    relevant IQ Math table in Boot ROM (This saves space and Boot ROM
    is 1 wait-state). If this section is not uncommented, IQmathTables2
    will be loaded into other memory (SARAM, Flash, etc.) and will take
    up space, but 0 wait-state is possible.
    */
    /*
    IQmathTables2 : > IQTABLES2, PAGE = 0, TYPE = NOLOAD
    {

    IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)

    }
    */
    /* Uncomment the section below if calling the IQNasin() or IQasin()
    functions from the IQMath.lib library in order to utilize the
    relevant IQ Math table in Boot ROM (This saves space and Boot ROM
    is 1 wait-state). If this section is not uncommented, IQmathTables2
    will be loaded into other memory (SARAM, Flash, etc.) and will take
    up space, but 0 wait-state is possible.
    */
    /*
    IQmathTables3 : > IQTABLES3, PAGE = 0, TYPE = NOLOAD
    {

    IQmath.lib<IQNasinTable.obj> (IQmathTablesRam)

    }
    */

    /* .reset is a standard section used by the compiler. It contains the */
    /* the address of the start of _c_int00 for C Code. /*
    /* When using the boot ROM this section and the CPU vector */
    /* table is not needed. Thus the default type is set here to */
    /* DSECT */
    .reset : > RESET, PAGE = 0, TYPE = DSECT
    vectors : > VECTORS, PAGE = 0, TYPE = DSECT

    }

     
    As I said and I'm not very experienced working with this card, could you please let me know what memory spaces I can add to the .ebss as I see this in the
    RAML4: origin = 0x00A000, length = 0x002000
    but I do not want to add spaces that are occupied or restricted.
    ¿Would it be a good option to work on bitmaps to optimize memory?
  • Hi,

    Here is a wikipage that explains the different sections of a linker command file. http://processors.wiki.ti.com/index.php/C28x_Compiler_-_Understanding_Linking

    Can you confirm that the error you are seeing is about running out of space? If so, you can follow the step in the above wiki to allocate more memory to the RAML4 section of memory.

    In terms of the memory sections, I would recommend looking at the datasheet and TRM for the device and pay attention to the memory map to figure out the sections are reserved and available.

    Regards,

    Ozino