This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

WEBENCH® Tools/LMK04828: CodeLoader settings when using LMK04828 in Distribution Mode

Part Number: LMK04828
Other Parts Discussed in Thread: CODELOADER, TICSPRO-SW

Tool/software: WEBENCH® Design Tools

Hello,

I would like to use the distribute mode at LMK04828.
- 100MHz (LVDS input)
- 100MHz (5 LVDS outputs) (5 divided)
Could you please give me the CodeLoader configuration file (example)?

<background>

I know that there are other device options for the above specifications,

but since we use the LMK04828 in another project, I would like to use the same one.

Best Regards,

Ikuo

  • Hello Ikuo-san,

    Please note that CodeLoader is deprecated. We now recommend using TICS Pro (TICSPRO-SW).

    I have attached a configuration which demonstrates how to place the LMK04828 in distribution mode, along with five outputs configured for LVDS. I selected DCLKout2, and DCLKout4/5/6/7 as the five outputs, because this is the lowest power configuration I could generate and it clusters the outputs on one side of the device. You are welcome to change the outputs to suit your application, just make sure that they are powered on and the Divider+DCC+HS option is selected for DCLKoutX_MUX.

    LMK04828 100MHz distribution mode.tcs

    Regards,

  • Hello Derek-san,

    Thank you for your reply.
    Attachments are very helpful.
    I have two questions about "Divider + DCC + HS option is selected".

    1) Looking at the data sheet, I found that DCC is a duty cycle correction.
        What is the function of HS?

    2) Could you tell me the reason why you recommended "Divider + DCC + HS option is selected".

    Best Regards,

    Ikuo

  • Hello Ikuo-san,

    user4638730 said:
    1) Looking at the data sheet, I found that DCC is a duty cycle correction.
        What is the function of HS?

    HS means half-step.  By setting the half step bit on, then you can move the output clock forward half a clock distribution path period.

    user4638730 said:
    2) Could you tell me the reason why you recommended "Divider + DCC + HS option is selected".

    Divider + DCC + HS option is required for /1.

    73,
    Timothy

  • Hello, Timothy-san,

    Thank you for your answer.

    Best Regards,

    Ikuo