• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 40 subscribers
  • Views 127 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TIDA-010210: Power Limitations

TIDA-010210: daughter card current limit

Ahmed Hussein
Prodigy 200 points
Part Number: TIDA-010210

Dears,

Regarding GaN daughter card and as attached here the answer from Riccardo

https://e2e.ti.com/support/tools/simulation-hardware-system-design-tools-group/sim-hw-system-design/f/simulation-hardware-system-design-tools-forum/1029510/tida-010210-power-limitations

We can’t see the relation between current limitation and the limit placed by layout slew rate dv/dt, please explain more.

  • 0
    TI__Intellectual 2090 points

    Hi,

    the power switch need to dissipate the sequent power loss terms:

    • conduction losses
    • switching losses
    • energy caused by parasitic capacitance
    • gate driver.

    Slew rate is giving you a direct relation with the switching losses. If you switch faster you are going to achieve lower switching losses (contemporary time presence of current and voltage is smaller). If you switch with a speed from 30 kV/us to 100 kV/us you are going to achieve 70% of switching loss reduction.

    An example:

    • increase dv/dt and decrease switching loss
    • you have more margin and you can increase the nominal current
    • This current can be increased until both switching and conduction losses do not cover the range that you gain before.

    Thanks for your attention

    Best Regards

    Riccardo