• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 40 subscribers
  • Views 249 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDM-TM4C129SDRAMNVM: TM4C1294NCPDT

ofer bruhis
Prodigy 45 points
Part Number: TIDM-TM4C129SDRAMNVM

I'm trying to duplicate the exact hardware example for external RAM on the TIVA TMC1294.  

https://www.ti.com/tool/TIDM-TM4C129SDRAMNVM

We are using the same firmware but with a different compiler.  We are using a Crossworks Rowly Compiler V4.8.4 And can not duplicate the results.  We write to memory, but when reading we get random values.

I checked with the manufacturer on the SRAM ISSI and they claim that it can run at 60 MHz as per example.

Any one has tried this example and succeeded?

Cheers

--ofer

  • 0
    TI__Guru**** 169826 points

    Hi,

      If you are using the same firmware and hardware then I will expect to see the same result. Not sure why you are reading random values. Can you try:

      - play with different optimization levels for your compiler. I will suggest you start with no optimization first. 

      - Can you use the logic analyzer to look at the bus transactions? Are you meeting the timing specified by ISSI?

      - Can you report the result if you run at a lower frequency like 40 or 30Mhz or lower? If you are still reading garbage then there is perhaps something wrong that is not software/compiler related and I will suggest focusing on the hardware. 

  • 0 in reply to Charles Tsai
    Prodigy 45 points

    Thanks, I'll give it a try.

  • 0 in reply to ofer bruhis
    TI__Guru**** 169826 points

    Hi ofer,

      I will close the thread for now. If you have some updates, just write back to the post and the thread will be automatically reopened.