This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDA-010062: SPLL for Single Phase Grid

Part Number: TIDA-010062

Tool/software:

Hi,

Recently I've been going through the TIDA-010062 reference design and the corresponding source code where software phase lock loop for single phase grid module is used. 

I just can't understand the mechanism of the SPLL for single phase and its algorithm. Do you have any documents or resources about the SPLL? If so, could you please send them to me or give me some advice?

Thank you and I'm looking forward to hearing from you.

 

Best regards,

Power

  • Hi,

    There is another question about the state switch structure of the ePWM, as shown below.

    There is no comment for each state. Could you please help to explain why there are so many Zero Crossing states and what the difference is between them?

    Is it not right that the AC sine signal just has two Zero Crossing points during a period?

    typedef union{
    enum
    {
    pwmSwState_normalOperation = 0,
    pwmSwState_positiveHalf = 1,
    pwmSwState_negativeZeroCrossing1 = 2,
    pwmSwState_negativeZeroCrossing2 = 3,
    pwmSwState_negativeZeroCrossing3 = 4,
    pwmSwState_negativeHalf = 5,
    pwmSwState_positiveZeroCrossing1 = 6,
    pwmSwState_positiveZeroCrossing2 = 7,
    pwmSwState_positiveZeroCrossing3 = 8,
    pwmSwState_defaultState = 9,
    }enum_pwmSwState;
    int32_t pad;
    }TTPLPFC_pwmSwState;

    Best regards,

    Power