This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PMP4397: Datasheet of common mode choke and snubber

Part Number: PMP4397


My costoemr had a trouble of RF characteristic and try to enhance ther rf performance.

1. Can you provide the datasheet of L2/L3 common mode choke ? we can't find it thru web.

2. Can you provide maximum value of C11 & R6 (snubber circuit) ?

3. Can you provide the reference board of PMP4397 for my customer?

  • Danny, hello and thank you for your interest in Texas Instruments' TI Designs. Your question has been forwarded to our Power Design Services team.

    As this is an older design (developed in 2014), we may not be able to help find the datasheet for the common mode choke if you were not able to find it on the web yourself. Regarding your request for an actual reference board, we don't normally provide the actual TI Design board. The strategy is to provide you the customer with the test results, the design files, and BOM/Schematic such that you can possibly build the design yourself and customize it to your own system specifications.

    You should hear from our Power Design Services team within the next 1-2 business days.

    Best Regards,
    John Fullilove
    TI Designs
  • Hi, Danny,

    For the datasheet of the common chock, please see the attached file.

    And for the RC snubber, it is 10nF and 10Ohm in this design. I guessed the reason why you asked the max value of RC is to surpress the voltage rings at SW since it is highly related to the RF performance. Increasing the C could help damp the rings. But please also note that the rings are caused by the leakage inductance of the AC loop (Cin, QH, QL, GND). Optimizing the layout to minimize the leakage inductance of that AC loop is very important and helpful to improve the noise caused by SW. Additionally, please also pay attention on the placement of the RC snubber, it should be close to the low side FET and on the same layer to achieve a low HF impedance path for the voltage rings. You could refer to a application note for this snubber design. Thanks!