This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDA-00175: The software for this development board

Part Number: TIDA-00175
Other Parts Discussed in Thread: TMS320F28377D, TMS320F28379D

Hi all

While surfing the TIDA-00175 (Interface to a 5-V BiSS Position Encoder) design files , and reading document TIDU410 , on page 26 . Qoute "To compensate for the cable

propagation delay, delay compensation in software was implemented on the SPI Master " . 

I was wondering about this technique used in software for this specific issue , i didnot find in the design files anywhere the C code used , since it appears that the TMS320F28377D MCU

used  to implement a high-speed SPI Master is not part of the development board .

Could you please help  

  • Hello Bob,

    thank you for your interest in TIDA-00175. The C2000 test software we used along with TMS320F28377D was an internal TI development and we cannot provide the source code. For the first version we used a simple heuristic approach to adjust the clock phase (rising or falling edge) and compensate further delay by shifting the receive data, while ignoring the first number of bits pending loop length.
    A thorough solution for the propagation delay compensation has been implemented as part of the BiSS-C Master, see e.g.: www.ti.com/.../sprui37.pdf or EnDat2.2 Master, see: www.ti.com/.../TIDM-1008 available with the TMS320F28379D. The propagation delay is implemented using the CLB peripheral, which however is only factory programmed as part of the encoders protocols.
    As of today the CLB can only be accessed through library, but otherwise is not configurable by users. Please refer to post at: e2e.ti.com/.../680037

    Regards,
    Martin
  • Ok , good to know , thank you especially for explaining how your software worked even when it is internal and cannot be provided . 

    kind regards