Hi TI team,
While going through the layout guidelines it is mentioned that the CS pins must be routed as differential pair with the Vref trace. can you please let me know whether any specific impedance is required for this differential traces or any common impedance can be used for all the phases. And also please let me know whether any plane can be made for the vref so that it enables the differential routing for all the current sense signals.