Other Parts Discussed in Thread: SN65LVDS31
I would like to simulate this design using Micro-Cap. Are there spice models available for the SN65LVDS31/33?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I would like to simulate this design using Micro-Cap. Are there spice models available for the SN65LVDS31/33?
we only have IBIS model which can be found on ti.com
Hi Brian,
Thanks for the quick reply!
I have been using the IBIS models to simulate the signals as though they were single ended, but I would rather include the interdependence of the differential outputs of the driver. I see that the IBIS model includes:
[Diff_pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
but I have not yet found clear documentation on what effects that has or how to include it in the simulation. Are there any reference documents that you recommend regarding using IBIS models to simulate differential I/O?