Other Parts Discussed in Thread: TINA-TI
Tool/software: WEBENCH® Design Tools
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software: WEBENCH® Design Tools
Hello Mark,
Taking a look at the INA216 model, it was as you said made with a separate VDD pin. If you leave it floating, the model will not function. The error for VCM that you observed is due to the fact that VCM is an internal node which is derived from VDD.
As a quick fix, I suggest simply shorting VDD to IN+ in your simulation schematic.
Best regards,
Ian Williams
Applications Manager
Current Sensing
I had already tried tying VDD to in+.
The model only has one instance for VCM. I do not see VCM tied to anything else inside the model.
Which simulator are you using? It works fine for me in Cadence 16.6 and TINA-TI.
It also looks like you're getting a warning, and not an error. Does the warning prevent the sim from running?
As a workaround, you can also try commenting out the VCM generator line. Simply place an asterisk (*) at the front of line 79 in the netlist, like as below:
*EVCVS1 VCM 0 VDD GND 500M
I tried this and the model still ran fine.
Best regards,
Ian Williams
I am trying to use the INA216 model in LTSPICE. Can you give LTSPICE a try?
I could not get it to run with the VMC line commented either as you suggested.
Hi Mark,
I tried but was unable to get the model to work in LTSpice. I could make the errors go away by adding DC convergence resistors, but the model didn't function.
As I am unable to support LTSpice due to its EULA (competitors of ADI/LT like TI can't use LTSpice to promote their products), I suggest using our free simulator TINA-TI to continue simulating the INA216.
Best regards,
Ian Williams