Hello team,
In TIDA-00684 reference design, the schematic http://www.ti.com/lit/df/tidrov6/tidrov6.pdf calls for the use of CPLD, is that essential for the DAC38J84 JESD204B communication or can the DAC be communicated with directly from an FPGA?
Thank you in advance for your support!
Errol