This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC2642R: SPI transactions - TX state change

Part Number: CC2642R

We are looking for timing specifications when the SSI is used for SPI transactions. In particular, we are seeing a ~60ns delay from rising edge(spi mode=1) to when the MISO(TX slave) line starts to change state. What is the delay specification for clock edge to shifting a bit for CC2642?