Hi,
I am trying to write cycle accurate routine and tried the following:
CLR 0x84 ;3 cycles
SETB 0x84 ;3 cycles; 1st rising edge
CLR 0x84 ;3 cycles
SETB 0x84 ;3 cycles; 2nd rising edge
CLR 0x84 ;3 cycles
My CC2510 is driven by a 26MHz crystal, so the internal 8051 core runs with 26/2=13MHz and each machine cycle takes therefore 77 ns. Both command CLR and SETB needs according to the datasheet 3 cycles. So I expected that the interval between the first and seconds rising edge is (3+3)*77ns=462ns, but I see at the oscilloscope about 300ns.
Why? Is the datasheet wrong or my assumptions?
regards
spachner