The TI E2E™ design support forums will undergo maintenance from Sept. 28 to Oct. 2. If you need design support during this time, contact your TI representative or open a new support request with our customer support center.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC1120EM-169-RD: Frequency change of the physical module

Part Number: CC1120EM-169-RD
Other Parts Discussed in Thread: CC1120, CC1310, WMBUS, CC1125

Good Day

Is it possible to change the frequency form 169 MHz to 868 MHz in the registers of this module? I have requested a 868 MHz module but received the 169 MHz module and would like to setup a receiver base station via SPI on this module. The device I want to integrate with can not change its frequency.

Any advice will be much appreciated.

Kind Regards,

NN

  • The frequency can be set by changing the FREQ2, FREQ1, FREQ0 registers, see SmartRF Studio.

    The EM board you have is optimized for operation on 169 MHz but you can still set the frequency to all frequencies CC1120.
  • Thank you for the help, I have noticed that there is a low pass filter on the antenna input which attenuate the 868 MHz signal to a DC signal. I am in contact with my local TI supplier for the correct sample.

    I have used the Launchpad CC1310 before, and set it up to transmit on 169 MHz, but I am unable to pick up any traces of packets. Please find attached the register setup for the CC112x EM (CC1120) EM 169

    I have configured the GPIOs to assert on sync receive and rxfifo_thr. Non of these pins get asserted and I poll the modem_status1 register every 5 seconds to see if anything happens in the mean time.

    // Rf settings for CC1120
    RF_SETTINGS code rfSettings = {
        0x06,  // IOCFG2              GPIO2 IO Pin Configuration
        0xB0,  // IOCFG1              GPIO1 IO Pin Configuration
        0x00,  // IOCFG0              GPIO0 IO Pin Configuration
        0x00,  // SYNC3               Sync Word Configuration [31:24]
        0x00,  // SYNC2               Sync Word Configuration [23:16]
        0x54,  // SYNC1               Sync Word Configuration [15:8]
        0x3D,  // SYNC0               Sync Word Configuration [7:0]
        0x0F,  // SYNC_CFG1           Sync Word Detection Configuration Reg. 1
        0x0B,  // SYNC_CFG0           Sync Word Length Configuration Reg. 0
        0x99,  // DEVIATION_M         Frequency Deviation Configuration
        0x0D,  // MODCFG_DEV_E        Modulation Format and Frequency Deviation Configur..
        0x15,  // DCFILT_CFG          Digital DC Removal Configuration
        0x18,  // PREAMBLE_CFG1       Preamble Length Configuration Reg. 1
        0x00,  // PREAMBLE_CFG0       Preamble Detection Configuration Reg. 0
        0x3A,  // FREQ_IF_CFG         RX Mixer Frequency Configuration
        0x00,  // IQIC                Digital Image Channel Compensation Configuration
        0x00,  // CHAN_BW             Channel Filter Configuration
        0x05,  // MDMCFG0             General Modem Parameter Configuration Reg. 0
        0xA9,  // SYMBOL_RATE2        Symbol Rate Configuration Exponent and Mantissa [1..
        0x99,  // SYMBOL_RATE1        Symbol Rate Configuration Mantissa [15:8]
        0x9A,  // SYMBOL_RATE0        Symbol Rate Configuration Mantissa [7:0]
        0x3C,  // AGC_REF             AGC Reference Level Configuration
        0xEF,  // AGC_CS_THR          Carrier Sense Threshold Configuration
        0xA9,  // AGC_CFG1            Automatic Gain Control Configuration Reg. 1
        0xC0,  // AGC_CFG0            Automatic Gain Control Configuration Reg. 0
        0x7F,  // FIFO_CFG            FIFO Configuration
        0xAA,  // DEV_ADDR            Device Address Configuration
        0x03,  // SETTLING_CFG        Frequency Synthesizer Calibration and Settling Con..
        0x1A,  // FS_CFG              Frequency Synthesizer Configuration
        0x45,  // PKT_CFG1            Packet Configuration Reg. 1
        0x10,  // PKT_CFG0            Packet Configuration Reg. 0
        0x7A,  // PA_CFG0             Power Amplifier Configuration Reg. 0
        0xFF,  // PKT_LEN             Packet Length Configuration
        0x00,  // IF_MIX_CFG          IF Mix Configuration
        0x0A,  // TOC_CFG             Timing Offset Correction Configuration
        0x69,  // FREQ2               Frequency Configuration [23:16]
        0xA0,  // FREQ1               Frequency Configuration [15:8]
        0x00,  // FS_DIG1             Frequency Synthesizer Digital Reg. 1
        0x5F,  // FS_DIG0             Frequency Synthesizer Digital Reg. 0
        0x40,  // FS_CAL1             Frequency Synthesizer Calibration Reg. 1
        0x0E,  // FS_CAL0             Frequency Synthesizer Calibration Reg. 0
        0x03,  // FS_DIVTWO           Frequency Synthesizer Divide by 2
        0x33,  // FS_DSM0             FS Digital Synthesizer Module Configuration Reg. 0
        0x17,  // FS_DVC0             Frequency Synthesizer Divider Chain Configuration ..
        0x50,  // FS_PFD              Frequency Synthesizer Phase Frequency Detector Con..
        0x6E,  // FS_PRE              Frequency Synthesizer Prescaler Configuration
        0x14,  // FS_REG_DIV_CML      Frequency Synthesizer Divider Regulator Configurat..
        0xAC,  // FS_SPARE            Frequency Synthesizer Spare
        0xB4,  // FS_VCO0             FS Voltage Controlled Oscillator Configuration Reg..
        0x0E,  // XOSC5               Crystal Oscillator Configuration Reg. 5
        0x03,  // XOSC1               Crystal Oscillator Configuration Reg. 1
    };

  • You wrote "I have used the Launchpad CC1310 before, and set it up to transmit on 169 MHz": Does that mean you are using CC1310 as the TX side in this test? Note that CC1310 does not support 169 MHz.
  • In the mean time I got the sync byte correct and started to receive random bytes.

    I do have a new problem, where I can see I find the bytes transmitted by the CC1310, but not the correct values.

    Please find attached the cc1310 tx settings.

    Here is the new registers:

    // Rf settings for CC1120
    RF_SETTINGS code rfSettings = {
        0x06,  // IOCFG2              GPIO2 IO Pin Configuration
        0xB0,  // IOCFG1              GPIO1 IO Pin Configuration
        0x00,  // IOCFG0              GPIO0 IO Pin Configuration
        0x00,  // SYNC3               Sync Word Configuration [31:24]
        0x00,  // SYNC2               Sync Word Configuration [23:16]
        0x54,  // SYNC1               Sync Word Configuration [15:8]
        0xD3,  // SYNC0               Sync Word Configuration [7:0]
        0x0B,  // SYNC_CFG1           Sync Word Detection Configuration Reg. 1
        0x0B,  // SYNC_CFG0           Sync Word Length Configuration Reg. 0
        0x71,  // DEVIATION_M         Frequency Deviation Configuration
        0x06,  // MODCFG_DEV_E        Modulation Format and Frequency Deviation Configur..
        0x15,  // DCFILT_CFG          Digital DC Removal Configuration
        0x18,  // PREAMBLE_CFG1       Preamble Length Configuration Reg. 1
        0x00,  // PREAMBLE_CFG0       Preamble Detection Configuration Reg. 0
        0x3A,  // FREQ_IF_CFG         RX Mixer Frequency Configuration
        0x00,  // IQIC                Digital Image Channel Compensation Configuration
        0x01,  // CHAN_BW             Channel Filter Configuration
        0x05,  // MDMCFG0             General Modem Parameter Configuration Reg. 0
        0xA9,  // SYMBOL_RATE2        Symbol Rate Configuration Exponent and Mantissa [1..
        0x99,  // SYMBOL_RATE1        Symbol Rate Configuration Mantissa [15:8]
        0x9A,  // SYMBOL_RATE0        Symbol Rate Configuration Mantissa [7:0]
        0x3C,  // AGC_REF             AGC Reference Level Configuration
        0xEF,  // AGC_CS_THR          Carrier Sense Threshold Configuration
        0xA9,  // AGC_CFG1            Automatic Gain Control Configuration Reg. 1
        0xC0,  // AGC_CFG0            Automatic Gain Control Configuration Reg. 0
        0x7F,  // FIFO_CFG            FIFO Configuration
        0xAA,  // DEV_ADDR            Device Address Configuration
        0x03,  // SETTLING_CFG        Frequency Synthesizer Calibration and Settling Con..
        0x12,  // FS_CFG              Frequency Synthesizer Configuration
        0x45,  // PKT_CFG1            Packet Configuration Reg. 1
        0x10,  // PKT_CFG0            Packet Configuration Reg. 0
        0x7A,  // PA_CFG0             Power Amplifier Configuration Reg. 0
        0xFF,  // PKT_LEN             Packet Length Configuration
        0x00,  // IF_MIX_CFG          IF Mix Configuration
        0x0A,  // TOC_CFG             Timing Offset Correction Configuration
        0x6C,  // FREQ2               Frequency Configuration [23:16]
        0x9E,  // FREQ1               Frequency Configuration [15:8]
        0x66,  // FREQ0               Frequency Configuration [7:0]
        0x00,  // FS_DIG1             Frequency Synthesizer Digital Reg. 1
        0x5F,  // FS_DIG0             Frequency Synthesizer Digital Reg. 0
        0x40,  // FS_CAL1             Frequency Synthesizer Calibration Reg. 1
        0x0E,  // FS_CAL0             Frequency Synthesizer Calibration Reg. 0
        0x03,  // FS_DIVTWO           Frequency Synthesizer Divide by 2
        0x33,  // FS_DSM0             FS Digital Synthesizer Module Configuration Reg. 0
        0x17,  // FS_DVC0             Frequency Synthesizer Divider Chain Configuration ..
        0x50,  // FS_PFD              Frequency Synthesizer Phase Frequency Detector Con..
        0x6E,  // FS_PRE              Frequency Synthesizer Prescaler Configuration
        0x14,  // FS_REG_DIV_CML      Frequency Synthesizer Divider Regulator Configurat..
        0xAC,  // FS_SPARE            Frequency Synthesizer Spare
        0xB4,  // FS_VCO0             FS Voltage Controlled Oscillator Configuration Reg..
        0x0E,  // XOSC5               Crystal Oscillator Configuration Reg. 5
        0x03,  // XOSC1               Crystal Oscillator Configuration Reg. 1
    };

  • Looking at the screenshot for the CC1310 settings: It looks like the 625 bps settings is highlighted, does that mean you have used this and changed the sync word?

    Could you give the overall requirements?
    Datarate/ deviation/ sync word/ standard etc.
  • Hi Ter

    Yes I have picked a setting and changed it to the requirements for wireless mbus mode c1.

    The requirements are as follows:
    • Fixed datagram
    • Up to 9600 baud communication speed
    • Primary/secondary/enhanced secondary addressing
    • According to M-Bus standard EN 13757:201

    I followed the c-mode instructions in your AN121 PDF which provides the information you requested re datarate/deviation/sync word.

    Is there something that I miss? Should the specific device I want to listen to have more specs?
  • If you are looking into WMBUS, have you in addition looked into: http://www.ti.com/tool/WMBUS

    Try start with the 200 kbps setting and change the datarate/ deviation/ rx bw.

    Why do you use CC1125 on the TX side? Are you going to use CC1125 or CC1310?

    processors.wiki.ti.com/.../Category:WMBUS should give you a pointer to the correct settings. For TX the datarate/ deviation is the most important, also ensure that PA_CFG1.upsampler_p is set correctly.
  • I use the CC1310 Launchpad as TX and the CC1120 as RX.

    I see the c1 wmbus register suggestions are for CC1125 and not for the CC1120, does that mean the CC1120 does not support mode c1?

    I have looked at the wmbus rtos firmware, but I am more interested in getting the SPI side of the CC112x EM to work at this moment.
    Would you recommend that I should rather use the CC1310 as RX too?
  • Thank you, seems like the proposed settings of the CC1125 worked fine on the CC1120.

    Thank you for the great support!