TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] LMK5B33216: Determining impact of supply voltage noise and PSNR specification on output phase noise

    Timothy T
    Timothy T
    Part Number: LMK5B33216 This covers the math to simulate clock output phase noise noise as a result of voltage supply noise using PSNR and then creating a voltage supply noise mask based on your requirements. How to use PSNR data and input voltage…
    • 10 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?)

    Jennifer Bernal
    Jennifer Bernal
    Part Number: LMK5B33216 [DPLL Training Slides] The What-How of TI DPLLs_share, e2e.pdf
    • 10 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] PLLATINUMSIM-SW: PLL Training Material

    Dean Banerjee
    Dean Banerjee
    Part Number: PLLATINUMSIM-SW Attached is a detailed training on PLL Theory PLL Fundamentals Full Training (Public).pdf
    • 10 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] LMK5B33216: How to choose the loop bandwidth for your PLL

    Timothy T
    Timothy T
    Part Number: LMK5B33216 Here's some information on choosing a loop bandwidth for your PLL to optimize noise performance. The presentation starts with some general theory on noise and PLLs, discusses how to pick loop bandwidth for a "PLL/VCO optimized…
    • 10 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • over 1 year ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    Replace Renesas & SiTime Data Center PCIe Clocking Solutions with TI Buffers & Oscillators. 0

    1545 views
    0 replies
    Started 7 months ago
    by CP Ong
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    1595 views
    1 reply
    Latest 10 months ago
    by Timothy T
  • Suggested Answer

    LMX2492-Q1: OSC input impedance? EVM oscillator output load 0

    33 views
    1 reply
    Latest 37 minutes ago
    by Noel Fung
  • Not Answered

    LMK1C1106A: Jitter Specification 0

    52 views
    3 replies
    Latest 4 hours ago
    by ralph vernile
  • Not Answered

    TPS3436-Q1: Minimal Factory-Programmed Output Assert Delay Timing 0

    19 views
    0 replies
    Started 10 hours ago
    by Aurelien Servettaz
  • Not Answered

    LMX2594EVM: PLL not locking, no RF output, and current stuck at 218mA with Reference Pro Board 0

    11 views
    0 replies
    Started 12 hours ago
    by Dongyong Kim
  • Not Answered

    LMKDB1202: LMKDB1202: Allowable resistance range for the 2.2 ohm series resistors on VDD pins 0

    7 views
    0 replies
    Started 13 hours ago
    by David Kim2
  • Not Answered

    CDCP1803: CDCP1803RGER next gen product suggestion 0

    41 views
    2 replies
    Latest 15 hours ago
    by Yuxi Liu(Tony)
  • Not Answered

    CDCLVC1108: Input slew rate 0

    14 views
    0 replies
    Started 1 day ago
    by kakeru manita
  • Suggested Answer

    LMX2594: LMX2594 ramp limit low and high 0

    94 views
    6 replies
    Latest 2 days ago
    by Noel Fung
  • Suggested Answer

    LMK05028EVM: LMK05028EVM config as a 100 MHz to 10/100 MHz fanout 0

    91 views
    5 replies
    Latest 3 days ago
    by Jaryd Dukes
  • Suggested Answer

    BQ32000: capacitor 0

    36 views
    1 reply
    Latest 3 days ago
    by Noel Fung
  • Not Answered

    LMK6EVM: LMK6EVM: Gerber files 0

    31 views
    0 replies
    Started 3 days ago
    by Wang Li
  • Not Answered

    LMK00338EVM: LMK00338EVM : Gerber files 0

    26 views
    0 replies
    Started 3 days ago
    by Wang Li
  • Suggested Answer

    LMX2694-SEP: US ECCN: BLOCKED 0

    92 views
    7 replies
    Latest 3 days ago
    by fudong chen
  • Not Answered

    LMK04832: LMK04832 Debugging Issue 0

    83 views
    5 replies
    Latest 3 days ago
    by Michael Srinivasan
  • Suggested Answer

    LMX2572: MUXout as shared MISO 0

    38 views
    1 reply
    Latest 3 days ago
    by Noel Fung
  • Suggested Answer

    CDCS503: OE pin behavior and impact on internal PLL 0

    77 views
    3 replies
    Latest 3 days ago
    by Sandra Saba
  • Suggested Answer

    LMK6D: LMK6 custom configuration request: LMK6DE200.000BDLE 0

    98 views
    3 replies
    Latest 4 days ago
    by Nirmal Karthik
  • Not Answered

    LMK03001: The value and variation of the internal pull-up resistor 0

    77 views
    3 replies
    Latest 4 days ago
    by Sandra Saba
>