Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions

  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…

  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Part Number: TPL5010 Hi all， I am a FAE of TI，now my customer has a watchdog disabled problem, so I synchronously ask you for a solution： Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…

  • [FAQ] Clock Buffers: How to connect the unused pins?

    When a pin on my clock buffer is not being used, what is the correct termination?

  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    If my buffer is powered off can an input go into the device without damaging it?

  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    I need single-ended output, how to deal with the unused output differential pin?

  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Can TI provide sample code to program RF synthesizers?

  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Can you tell me what is MASH order and how to determine the suitable MASH order?

  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Can you tell me what is PFD delay and how to determine the value?

  • [FAQ] RF synthesizers: Where is the Dean's book?

    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?

  • [FAQ] RF synthesizers: If the datasheet shows all 1’s and 0’s in the register maps, do I have to program them?

    Some registers in the register maps do not have configurable register bits but they are fixed to some 1's and 0's, do we have to program these registers?

View FAQ threads