The TI E2E™ design support forums will undergo maintenance from July 11 to July 13. If you need design support during this time, open a new support request with our customer support center.
A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
[FAQ] TPL1401: What is the maximum update rate of the output of the TPL1401?
The update rate of the TPL1401 will depend on how fast data can be written to the device. The TPL1401 supports I2C standard mode (100 kbps), fast mode (400 kbps), and fast mode plus (1 Mbps). This TIPL training goes through how to calculate the update rate for a device: DACs: Settling Time and Update Rate
For a single update, the TPL1401 requires a start condition, a valid I2C address byte, a command byte, and two data bytes. After each byte is received, the TPL1401 acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse. This means that there is a total of 36 clock pulses for each update. Using the techniques in the lecture, the update rate for the TPL1401 in each I2C mode is as follows:
Standard: 399.5us or 2.5Kbps
Fast: 96.1us or 10.4Kbps
Fast Plus: 38.58us or 26Kbps
The TPL1401 can be found in many common applications:
