This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2432: Using MCU_GPIO interrupt from main domain

Part Number: AM2432
Other Parts Discussed in Thread: SYSCONFIG

Hello

I am trying to set up an interrupt triggered by mcu_gpio0_8 in the main domain.

The setup is done like this: 

    rmIrqReq.valid_params           = 0U;
    rmIrqReq.valid_params          |= TISCI_MSG_VALUE_RM_DST_ID_VALID;
    rmIrqReq.valid_params          |= TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID;
    rmIrqReq.global_event           = 0U;
    rmIrqReq.src_id                 = TISCI_DEV_MCU_GPIO0;
    rmIrqReq.src_index              = TISCI_BANK_SRC_IDX_BASE_MCU_GPIO0 + GPIO_GET_BANK_INDEX(SPI0_DRDY_PIN);
    rmIrqReq.dst_id                 = TISCI_DEV_R5FSS0_CORE0;
    rmIrqReq.dst_host_irq           = ADC_DRV_DRDY_GPIO_INTR_NUM;
    rmIrqReq.ia_id                  = 0U;
    rmIrqReq.vint                   = 0U;
    rmIrqReq.vint_status_bit_index  = 0U;
    rmIrqReq.secondary_host         = TISCI_MSG_VALUE_RM_UNUSED_SECONDARY_HOST;

    retVal = Sciclient_rmIrqSet(&rmIrqReq, &rmIrqResp, SystemP_WAIT_FOREVER);

This setup fails in Sciclient_rmProgramInterruptRoute()

Is there a way to do this?

Thanks

  • Hi Michael,

    I do not see where the SPI0_DRDY_PIN and ADC_DRV_DRDY_GPIO_INTR_NUM are defined. Do they match with the GPIO0_8? Please check the GPIO example gpio_input_interrupt_am243x-evm_r5fss0-0_nortos_ti-arm-clang example in MCU+ SDK for details.

    Best regards,

    Ming

  • Hi Ming,

    SPI0_DRDY_PIN is defined as MCU_GPIO0_8 in syscfg:

    And the interrupt number is defined here:

    #define ADC_DRV_DRDY_GPIO_INTR_NUM                   CSLR_R5FSS0_CORE0_INTR_MCU_MCU_GPIOMUX_INTROUTER0_OUTP_0

    I was looking at the sdk example that you mentioned, but the gpio I am trying to use is in the MCU domain whereas the example uses a main domain 

  • I also tried to copy the example code into my project and did not have the same issue.

    However when I changed from GPIO1_43 (as in the example) to GPIO1_86 (another pin that I can access on the EVM), I run into the same routing issue.

    Any suggestions? Does this have to do with which interrupt number is chosen?

  • Hi

    Please see updated comments below

  • Hi Michael,

    To set up the GPIO pin interrupt can be tricky and it is not well documented either. I will forward your thread to our expert for further assistance. He is busy on some other high priority tasks. The response may be delayed. Thansk you so much for your patience!

    Best regards,

    Ming

  • Hello,

    Any updates on this please?

    Thanks

    Michael

  • Hi Michael,

    Sorry for the delayed response. I'll respond early next week.

    Regards,
    Frank

  • Hi Michael,

    Is there a way to do this?

    Yes, this can be done.

    Please see the AM243x TRM, Figure 9-18. MCU_GPIOMUX_INTRTR0 Integration to see which IR output lines are connected to R5FSS VIM input numbers:

    MCU_MCU_GPIOMUX_INTROUTER0_OUTP_[3:0] -> R5FSS0_CORE0/1_INTR_IN_[107:104]

    The IR outputs are connected to R5FSS0 VIM, R5FSS1 VIM, and A53SS GIC, but SYSFW only allows each IR output to be assigned to a single interrupt controller. By default, MCU_MCU_GPIOMUX_INTROUTER0_OUTP_[3:0] are assigned to A53SS GIC.

    This can be changed following the procedure described here:

    For example, to assign all of these IR outputs to R5FSS0, edit <SDK?\source\drivers\sciclient\sciclient_default_boardcfg\am64x_am243x\sciclient_defaultBoardcfg_rm.c as follows:

                {
                    .num_resource = 4,
                    .type = TISCI_RESASG_UTYPE (TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                    .start_resource = 0,
                    .host_id = TISCI_HOST_ID_MAIN_0_R5_1, // TISCI_HOST_ID_A53_2,
                },
    

    There are two bugs in the SDK which will cause problem during rebuild of the board configuration:

    • imports.mak is missing paths to tools required by make files. I've attached a file with the required updates.
    • The SBL build command in the build instructions shows the command for the SDK libraries. If you're using the SBL, rebuild it using the command which can be obtained from "gmake -s help". Then reflash the updated SBL to your board.

    Next, you need to update your application code to use MCU GPIO0_8.

    Sysconfig update:

    I've attached a source file which contains functions for IR configuration. This can be added to the SDK GPIO interrupt example gpio_input_interrupt_am243x-evm_r5fss0-0_nortos_ti-arm-clang.

    Add a call like this to your application code:

    retVal = gpioIrInit(TISCI_DEV_MCU_GPIO0, 30, TISCI_DEV_R5FSS0_CORE0, 106);

    This will route: MCU_GPIO_BANK0_INT -> MCU_GPIOMUX_INTRTR0_IN_30 -> MCU_GPIOMUX_INTROUTER0_OUTP_2 -> R5FSS0_CORE0/1_INTR_IN_106

    Then you just need to add some code to the application to setup MCU GPIO0_8 for interrupt generation, similar to what's already in the application for the push button GPIO.

    Let me know if you encounter any issues.

    Regards,
    Frank

    imports.mak

    gpio_ir.c
    /*
     *  Copyright (C) 2021 Texas Instruments Incorporated
     *
     *  Redistribution and use in source and binary forms, with or without
     *  modification, are permitted provided that the following conditions
     *  are met:
     *
     *    Redistributions of source code must retain the above copyright
     *    notice, this list of conditions and the following disclaimer.
     *
     *    Redistributions in binary form must reproduce the above copyright
     *    notice, this list of conditions and the following disclaimer in the
     *    documentation and/or other materials provided with the
     *    distribution.
     *
     *    Neither the name of Texas Instruments Incorporated nor the names of
     *    its contributors may be used to endorse or promote products derived
     *    from this software without specific prior written permission.
     *
     *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
     *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
     *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
     *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
     *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
     *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
     *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     */
    
    #include <string.h>
    #include <drivers/sciclient.h>
    
    int32_t gpioIrInit(
        uint16_t src_id,
        uint16_t src_index,
        uint16_t dst_id,
        uint16_t dst_host_irq
    )
    {
        int32_t                             retVal;
        struct tisci_msg_rm_irq_set_req     rmIrqReq;
        struct tisci_msg_rm_irq_set_resp    rmIrqResp;
    
        memset(&rmIrqReq, 0, sizeof(rmIrqReq));
        rmIrqReq.valid_params           = 0U;
        rmIrqReq.valid_params          |= TISCI_MSG_VALUE_RM_DST_ID_VALID;
        rmIrqReq.valid_params          |= TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID;
        rmIrqReq.global_event           = 0U;
        rmIrqReq.src_id                 = src_id;
        rmIrqReq.dst_id                 = dst_id;
        rmIrqReq.ia_id                  = 0U;
        rmIrqReq.vint                   = 0U;
        rmIrqReq.vint_status_bit_index  = 0U;
        rmIrqReq.secondary_host         = TISCI_MSG_VALUE_RM_UNUSED_SECONDARY_HOST;
    
        rmIrqReq.src_index              = src_index;
        rmIrqReq.dst_host_irq           = dst_host_irq;
        
        retVal = Sciclient_rmIrqSet(&rmIrqReq, &rmIrqResp, SystemP_WAIT_FOREVER);
        if (retVal != 0)
        {
            DebugP_log("[Error] Sciclient event config failed!!!\r\n");
        }
        
        return retVal;
    }
    
    extern int32_t gpioIrDeInit(
        uint16_t src_id,
        uint16_t src_index,
        uint16_t dst_id,
        uint16_t dst_host_irq
    )
    {
        int32_t                             retVal;
        struct tisci_msg_rm_irq_release_req rmIrqReq;
    
        memset(&rmIrqReq, 0, sizeof(rmIrqReq));
        rmIrqReq.valid_params           = 0U;
        rmIrqReq.valid_params          |= TISCI_MSG_VALUE_RM_DST_ID_VALID;
        rmIrqReq.valid_params          |= TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID;
        rmIrqReq.global_event           = 0U;
        rmIrqReq.src_id                 = src_id;
        rmIrqReq.dst_id                 = dst_id;
        rmIrqReq.ia_id                  = 0U;
        rmIrqReq.vint                   = 0U;
        rmIrqReq.vint_status_bit_index  = 0U;
        rmIrqReq.secondary_host         = TISCI_MSG_VALUE_RM_UNUSED_SECONDARY_HOST;
    
        rmIrqReq.src_index              = src_index;
        rmIrqReq.dst_host_irq           = dst_host_irq;
    
        retVal = Sciclient_rmIrqRelease(&rmIrqReq, SystemP_WAIT_FOREVER);
        if (retVal != 0)
        {
            DebugP_log("[Error] Sciclient event reset failed!!!\r\n");
        }
        
        return retVal;
    }
    

  • Thanks

    I am trying to follow the instructions in the SYSFW Board Config Generation page but I am getting this error:

    C:\ti\mcu_plus_sdk_am243x_08_02_00_31>gmake -s -C tools/sysfw/boardcfg
    "Build Board Configuration Obj Files"
    "Create unsigned Board Configuration binary"
    process_begin: CreateProcess(NULL, C:/ti/gcc-arm-none-eabi-7-2017-q4-major-win32/bin/arm-none-eabi-objcopy --gap-fill=0xFF -O binary C:/ti/mcu_plus_sdk_am243x_08_02_00_31/tools/sysfw/boardcfg/obj/sciclient_defaultBoardcfg_security.o C:/ti/mcu_plus_sdk_am243x_08_02_00_31/tools/sysfw/boardcfg/obj/sciclient_defaultBoardcfg_security_hex.bin.unsigned, ...) failed.
    make (e=2): The system cannot find the file specified.
    makefile:167: recipe for target 'C:/ti/mcu_plus_sdk_am243x_08_02_00_31/tools/sysfw/boardcfg/obj/sciclient_defaultBoardcfg_security_hex.bin.unsigned' failed
    gmake: *** [C:/ti/mcu_plus_sdk_am243x_08_02_00_31/tools/sysfw/boardcfg/obj/sciclient_defaultBoardcfg_security_hex.bin.unsigned] Error 2

    I tried rebuilding the sdk using: gmake -s -f makefile.am243x all

    Still the cmd fails. Any idea why?

  • Hi Michael,

    It can't find a file required for the build. My guess is you're missing some tools.

    If you issue the build command without the "-s" it will output more details so you can determine what's missing: gmake -C tools/sysfw/boardcfg

    Is C:/ti/gcc-arm-none-eabi-7-2017-q4-major-win32/bin/arm-none-eabi-objcopy present on your system?

    Make sure you've installed GCC AARCH64 v9.2-2019.12, see: https://software-dl.ti.com/mcu-plus-sdk/esd/AM64X/08_03_00_18/exports/docs/api_guide_am64x/RELEASE_NOTES_08_02_00_PAGE.html

    Regards,
    Frank

  • Ok thanks. That worked for building the sysfw.

    I followed all of the above steps but I am still getting -1 as the retval of:

    retVal = gpioIrInit(TISCI_DEV_MCU_GPIO0, 30, TISCI_DEV_R5FSS0_CORE0, 106);

  • Michael,

    I can put together a working example and share it with you.

    Before I do that:

    Which method are you using to initialize your board? SBL or CCS scripts? If SBL, did you reflash the board? If CCS scripts, did you copy the sciclient_set_boardcfg application to the required location ${SDK_INSTALL_PATH}/tools/ccs_load/am243x?

    https://software-dl.ti.com/mcu-plus-sdk/esd/AM243X/08_02_00_31/exports/docs/api_guide_am243x/TOOLS_SYSFW.html#BOARCFG_GEN

    Regards,
    Frank

  • Hi Frank,

    I am using CCS scripts, and yes I did copy the updates boardcfg .out file to the correct location.

    Thanks

    Michael

  • Hi Michael,

    Are you building your CCS project in debug mode? If so, you need to rebuild the debug libraries since the application link the debug mode libraries instead of the release mode libraries:

    gmake -s libs PROFILE=debug

    I created an example which properly configures the MCU GPIO IR for this route: MCU_GPIO_BANK0_INT -> MCU_GPIOMUX_INTRTR0_IN_30 -> MCU_GPIOMUX_INTROUTER0_OUTP_2 -> R5FSS0_CORE0/1_INTR_IN_106

    I used the CCS scripting method for SOC initialization and confirmed the IR register is properly set:

    I used:

    I've attached my updated mcu_plus_sdk_am243x_08_03_00_18\source\drivers\sciclient\sciclient_default_boardcfg\am64x_am243x\sciclient_defaultBoardcfg_rm.c.

    Let me know if this helps.

    Regards,
    Frank

    sciclient_defaultBoardcfg_rm.c
    /*
     * K3 System Firmware Resource Management Configuration Data
     * Auto generated from K3 Resource Partitioning tool
     *
     * Copyright (c) 2018-2020, Texas Instruments Incorporated
     * All rights reserved.
     *
     * Redistribution and use in source and binary forms, with or without
     * modification, are permitted provided that the following conditions
     * are met:
     *
     * *  Redistributions of source code must retain the above copyright
     *    notice, this list of conditions and the following disclaimer.
     *
     * *  Redistributions in binary form must reproduce the above copyright
     *    notice, this list of conditions and the following disclaimer in the
     *    documentation and/or other materials provided with the distribution.
     *
     * *  Neither the name of Texas Instruments Incorporated nor the names of
     *    its contributors may be used to endorse or promote products derived
     *    from this software without specific prior written permission.
     *
     * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
     * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
     * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
     * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
     * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
     * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
     * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
     * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
     * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
     * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     */
    /**
     *  \file am64x/sciclient_defaultBoardcfg.c
     *
     *  \brief File containing the tisci_boardcfg default data structure to
     *      send TISCI_MSG_BOARD_CONFIG message.
     *
     */
    /* ========================================================================== */
    /*                             Include Files                                  */
    /* ========================================================================== */
    
    #include <drivers/sciclient.h>
    #include <drivers/sciclient/include/tisci/am64x_am243x/tisci_hosts.h>
    #include <drivers/sciclient/include/tisci/am64x_am243x/tisci_boardcfg_constraints.h>
    #include <drivers/sciclient/include/tisci/am64x_am243x/tisci_devices.h>
    
    /* ========================================================================== */
    /*                            Global Variables                                */
    /* ========================================================================== */
    
    /* \brief Structure to hold the RM board configuration */
    struct tisci_local_rm_boardcfg {
        struct tisci_boardcfg_rm      rm_boardcfg;
        /**< Board configuration parameter */
        struct tisci_boardcfg_rm_resasg_entry resasg_entries[TISCI_RESASG_ENTRIES_MAX];
        /**< Resource assignment entries */
    };
    
    const struct tisci_local_rm_boardcfg gBoardConfigLow_rm
    __attribute__(( aligned(128), section(".boardcfg_data") )) =
    {
        .rm_boardcfg = {
            .rev = {
                .tisci_boardcfg_abi_maj = TISCI_BOARDCFG_RM_ABI_MAJ_VALUE,
                .tisci_boardcfg_abi_min = TISCI_BOARDCFG_RM_ABI_MIN_VALUE,
            },
            .host_cfg = {
                .subhdr = {
                    .magic = TISCI_BOARDCFG_RM_HOST_CFG_MAGIC_NUM,
                    .size = (uint16_t) sizeof(struct tisci_boardcfg_rm_host_cfg),
                },
                .host_cfg_entries = {
                    {
                        .host_id = TISCI_HOST_ID_A53_2,
                        .allowed_atype = 0b101010,
                        .allowed_qos   = 0xAAAA,
                        .allowed_orderid = 0xAAAAAAAA,
                        .allowed_priority = 0xAAAA,
                        .allowed_sched_priority = 0xAA
                    },
                    {
                        .host_id = TISCI_HOST_ID_M4_0,
                        .allowed_atype = 0b101010,
                        .allowed_qos   = 0xAAAA,
                        .allowed_orderid = 0xAAAAAAAA,
                        .allowed_priority = 0xAAAA,
                        .allowed_sched_priority = 0xAA
                    },
                    {
                        .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
                        .allowed_atype = 0b101010,
                        .allowed_qos   = 0xAAAA,
                        .allowed_orderid = 0xAAAAAAAA,
                        .allowed_priority = 0xAAAA,
                        .allowed_sched_priority = 0xAA
                    },
                    {
                        .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
                        .allowed_atype = 0b101010,
                        .allowed_qos   = 0xAAAA,
                        .allowed_orderid = 0xAAAAAAAA,
                        .allowed_priority = 0xAAAA,
                        .allowed_sched_priority = 0xAA
                    },
                    {
                        .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
                        .allowed_atype = 0b101010,
                        .allowed_qos   = 0xAAAA,
                        .allowed_orderid = 0xAAAAAAAA,
                        .allowed_priority = 0xAAAA,
                        .allowed_sched_priority = 0xAA
                    },
                    {
                        .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
                        .allowed_atype = 0b101010,
                        .allowed_qos   = 0xAAAA,
                        .allowed_orderid = 0xAAAAAAAA,
                        .allowed_priority = 0xAAAA,
                        .allowed_sched_priority = 0xAA
                    },
                },
            },
            .resasg = {
                .subhdr = {
                    .magic = TISCI_BOARDCFG_RM_RESASG_MAGIC_NUM,
                    .size = (uint16_t) sizeof(struct tisci_boardcfg_rm_resasg),
                },
                .resasg_entries_size = 176 * sizeof(struct tisci_boardcfg_rm_resasg_entry),
            },
        },
        .resasg_entries = {
            {
                .num_resource = 16,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_CMP_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_CMP_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_CMP_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_CMP_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 20,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_CMP_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 24,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_CMP_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 28,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_CMP_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 32,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MAIN_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MAIN_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 8,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MAIN_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 8,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MAIN_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 10,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MAIN_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 12,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MAIN_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 14,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1, //FL: TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 41,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_TIMESYNC_EVENT_INTROUTER0, TISCI_RESASG_SUBTYPE_IR_OUTPUT),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 136,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_TRIGGER),
                .start_resource = 50176,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_UDMAP_GLOBAL_CONFIG),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 12,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 12,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 12,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 18,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 20,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 24,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 26,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_BLOCK_COPY_CHAN),
                .start_resource = 27,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_RX_CHAN),
                .start_resource = 48,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_RX_CHAN),
                .start_resource = 54,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_RX_CHAN),
                .start_resource = 54,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_RX_CHAN),
                .start_resource = 60,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_RX_CHAN),
                .start_resource = 62,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_RX_CHAN),
                .start_resource = 66,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_TX_CHAN),
                .start_resource = 28,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_TX_CHAN),
                .start_resource = 34,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_TX_CHAN),
                .start_resource = 34,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_TX_CHAN),
                .start_resource = 40,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_TX_CHAN),
                .start_resource = 42,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_RING_SPLIT_TR_TX_CHAN),
                .start_resource = 46,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 12,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 12,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 12,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 18,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 20,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 24,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 26,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_BLOCK_COPY_CHAN),
                .start_resource = 27,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_RX_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_RX_CHAN),
                .start_resource = 6,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_RX_CHAN),
                .start_resource = 6,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_RX_CHAN),
                .start_resource = 12,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_RX_CHAN),
                .start_resource = 14,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_RX_CHAN),
                .start_resource = 18,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_TX_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_TX_CHAN),
                .start_resource = 6,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 6,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_TX_CHAN),
                .start_resource = 6,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_TX_CHAN),
                .start_resource = 12,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_TX_CHAN),
                .start_resource = 14,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_BCDMA_0, TISCI_RESASG_SUBTYPE_BCDMA_SPLIT_TR_TX_CHAN),
                .start_resource = 18,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 36,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_VINT),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 14,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_VINT),
                .start_resource = 44,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 14,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_VINT),
                .start_resource = 44,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 14,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_VINT),
                .start_resource = 58,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 14,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_VINT),
                .start_resource = 92,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 14,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_VINT),
                .start_resource = 106,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 16,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_VINT),
                .start_resource = 168,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 512,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 15,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 256,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 527,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 256,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 527,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 192,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 783,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 256,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 975,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 192,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 1231,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 96,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 1423,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 17,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT),
                .start_resource = 1519,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 1024,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_TIMERMGR_EVT_OES),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 42,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_PKTDMA_TX_CHAN_ERROR_OES),
                .start_resource = 4096,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 112,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_PKTDMA_TX_FLOW_COMPLETION_OES),
                .start_resource = 4608,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 29,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_CHAN_ERROR_OES),
                .start_resource = 5120,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 176,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_FLOW_COMPLETION_OES),
                .start_resource = 5632,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 176,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_FLOW_STARVATION_OES),
                .start_resource = 6144,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 176,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_PKTDMA_RX_FLOW_FIREWALL_OES),
                .start_resource = 6656,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 28,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_CHAN_ERROR_OES),
                .start_resource = 8192,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 28,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_CHAN_DATA_COMPLETION_OES),
                .start_resource = 8704,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 28,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_CHAN_RING_COMPLETION_OES),
                .start_resource = 9216,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 20,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_TX_CHAN_ERROR_OES),
                .start_resource = 9728,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 20,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_TX_CHAN_DATA_COMPLETION_OES),
                .start_resource = 10240,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 20,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_TX_CHAN_RING_COMPLETION_OES),
                .start_resource = 10752,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 20,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_RX_CHAN_ERROR_OES),
                .start_resource = 11264,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 20,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_RX_CHAN_DATA_COMPLETION_OES),
                .start_resource = 11776,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 20,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_INTAGGR_0, TISCI_RESASG_SUBTYPE_IA_BCDMA_RX_CHAN_RING_COMPLETION_OES),
                .start_resource = 12288,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_UDMAP_GLOBAL_CONFIG),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN),
                .start_resource = 7,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN),
                .start_resource = 9,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN),
                .start_resource = 13,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_TX_CHAN),
                .start_resource = 15,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_CPSW_TX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_CPSW_TX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 7,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_TX_0_CHAN),
                .start_resource = 81,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_TX_1_CHAN),
                .start_resource = 88,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_0_TX_CHAN),
                .start_resource = 96,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_0_TX_CHAN),
                .start_resource = 96,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_1_TX_CHAN),
                .start_resource = 104,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_1_TX_CHAN),
                .start_resource = 104,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN),
                .start_resource = 112,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN),
                .start_resource = 116,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN),
                .start_resource = 116,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN),
                .start_resource = 119,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN),
                .start_resource = 121,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN),
                .start_resource = 125,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_UNMAPPED_RX_CHAN),
                .start_resource = 127,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 16,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_CPSW_RX_CHAN),
                .start_resource = 128,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 16,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_CPSW_RX_CHAN),
                .start_resource = 128,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 7,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_0_CHAN),
                .start_resource = 145,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_1_CHAN),
                .start_resource = 144,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_2_CHAN),
                .start_resource = 152,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_SAUL_RX_3_CHAN),
                .start_resource = 152,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_0_RX_CHAN),
                .start_resource = 160,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_0_RX_CHAN),
                .start_resource = 160,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_1_RX_CHAN),
                .start_resource = 224,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_RING_ICSSG_1_RX_CHAN),
                .start_resource = 224,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN),
                .start_resource = 7,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN),
                .start_resource = 9,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN),
                .start_resource = 13,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_TX_CHAN),
                .start_resource = 15,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_CPSW_TX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_CPSW_TX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_TX_1_CHAN),
                .start_resource = 25,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_0_TX_CHAN),
                .start_resource = 26,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_0_TX_CHAN),
                .start_resource = 26,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_1_TX_CHAN),
                .start_resource = 34,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_1_TX_CHAN),
                .start_resource = 34,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN),
                .start_resource = 7,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN),
                .start_resource = 9,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN),
                .start_resource = 13,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_UNMAPPED_RX_CHAN),
                .start_resource = 15,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 3,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN),
                .start_resource = 4,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN),
                .start_resource = 7,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN),
                .start_resource = 9,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN),
                .start_resource = 13,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_UNMAPPED_RX_CHAN),
                .start_resource = 15,
                .host_id = TISCI_HOST_ID_M4_0,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_CPSW_RX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_CPSW_RX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 16,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_CPSW_RX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 16,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_CPSW_RX_CHAN),
                .start_resource = 16,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_0_CHAN),
                .start_resource = 32,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_1_CHAN),
                .start_resource = 32,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_RX_2_CHAN),
                .start_resource = 19,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_2_CHAN),
                .start_resource = 40,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_SAUL_RX_3_CHAN),
                .start_resource = 20,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 8,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_SAUL_RX_3_CHAN),
                .start_resource = 40,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_0_RX_CHAN),
                .start_resource = 21,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_0_RX_CHAN),
                .start_resource = 21,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_ICSSG_0_RX_CHAN),
                .start_resource = 48,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_ICSSG_0_RX_CHAN),
                .start_resource = 48,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_1_RX_CHAN),
                .start_resource = 25,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_ICSSG_1_RX_CHAN),
                .start_resource = 25,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_ICSSG_1_RX_CHAN),
                .start_resource = 112,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 64,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_PKTDMA_0, TISCI_RESASG_SUBTYPE_PKTDMA_FLOW_ICSSG_1_RX_CHAN),
                .start_resource = 112,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 1,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_ERROR_OES),
                .start_resource = 0,
                .host_id = TISCI_HOST_ID_ALL,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_VIRTID),
                .start_resource = 2,
                .host_id = TISCI_HOST_ID_A53_2,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_GENERIC_IPC),
                .start_resource = 20,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_0,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_GENERIC_IPC),
                .start_resource = 20,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_GENERIC_IPC),
                .start_resource = 22,
                .host_id = TISCI_HOST_ID_MAIN_0_R5_3,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_GENERIC_IPC),
                .start_resource = 24,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_1,
            },
            {
                .num_resource = 2,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_GENERIC_IPC),
                .start_resource = 26,
                .host_id = TISCI_HOST_ID_MAIN_1_R5_3,
            },
            {
                .num_resource = 4,
                .type = TISCI_RESASG_UTYPE (TISCI_DEV_DMASS0_RINGACC_0, TISCI_RESASG_SUBTYPE_RA_GENERIC_IPC),
                .start_resource = 28,
                .host_id = TISCI_HOST_ID_ALL,
            },
        }
    };
    
    

    5543.gpio_input_interrupt_am243x-evm_r5fss0-0_nortos_ti-arm-clang.zip

  • Hi Frank,

    Thanks for putting together that example.

    Though when I try running your example code, I still get the same issue. 

    I am using sdk 8.2.00.31

    Is it possible that that is the issue?

  • I am getting an abort call when try to init the SOC using the ccs scripting method.

    Any ideas there?

  • Hi Michael,

    I am using sdk 8.2.00.31

    Is it possible that that is the issue?

    I doubt it since I was able to get this working in SDK 08.02.00.12.

    Regards,
    Frank

  • Hi Michael,

    I am getting an abort call when try to init the SOC using the ccs scripting method.

    Any ideas there?

    Do you have this issue with the original board configuration and sciclient_set_boardcfg application?

    What type of board are you using?

    Make sure you have the board in "No Boot" mode and use the scripts for the selected board (LP or EVM).

    Regards,
    Frank

  • Do I need to update load_dmsc.js to use sciclient_set_boardcfg.debug.out instead of sciclient_set_boardcfg.release.out?

  • No, I only copied the generated sciclient_set_boardcfg.release.out to <SDK>\mcu_plus_sdk_am243x_08_03_00_18\tools\ccs_load\am243x.

  • I was able to get this to work by updating sbl_null using UART bootmode instead of CCS scripting. Not sure why CCS scripting never worked for me.

    Thanks for all your help! 

  • Hi Michael,

    That's good news! I'll close this thread for now.

    Regards,
    Frank