This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PROCESSOR-SDK-AM64X: ospi mode question

Part Number: PROCESSOR-SDK-AM64X
Other Parts Discussed in Thread: TMDS64EVM

Hi,

After reading the am64r5f (spruim2h.pdf)  Trm. I have following conclusion about ospi mode, is it true or false?  all phycial hardware is based on the demo board:  tmds64evm.

(1) At application software level,   there are XIP mode and non XIP mode.     XIP mode requires only an address (no instruction) to output data, improving random access time and eliminating the need to shadow code onto RAM for fast execution.  (from this page  software-dl.ti.com/.../xip_programming_guide.html)

(2) At conrollder level, there are DAC mode and INDAC mode.  in DAC mode, msram is not required. 

question:

what is the relationship between XIP mode and DAC, can we say XIP mode use DAC at controller level.  I mean since both XIP mode and DAC doesn't need to shadow code onto RAM, can directly write to Nor flash.



for (Reference : 5. enable the DAC and, if required, the INDAC.   From TRM "12.3.2.5.6 Entering XIP Mode Otherwise")

I mean in XIP mode, we don't need msram, in INDAC it requires msram, is there a conflict between, or  part of the software can use XIP mode, and concurrent runs with Non XIP mode. 

Thanks.