Part Number: TLV320AIC3204
customer feedback that when they test the AIC3204 at 96Khz or 192Khz sample rate, they found the frequency response output in low frequency range is under -0.5dB, however the 48Khz will no have this problem.
Attached is their test report and test environment setup, please help to review it and advise if anything need to be considering. Thanks.
Audio 96k 192k fail.pdf
In reply to Luis Fernando Rodríguez S.:
Attached is the customer configuration register setting, please help to check if any mistake or concerns. Thanks.
In reply to Arthur Huang:
attached is customer revised register setting, after customer revised the register 0x0E from 0x80 to 0x20, the test result is shown as below plot.
it looked the low frequency is not improved, but the high frequency is got worse.
Please help to have your comments if any. Thanks.
Hi, Arthur, Did customer also modified the NDAC and MDAC values? If the OSR is modified, the N/MDAC dividers must be modified in order to get the correct sampling rate. Additionally, I also recommend to add a low-pass filter at the analog outputs. We recommend to add a 1kohm and 4.7nF low-pass filter in order to eliminate noise for measurement purposes.
Finally, does customer have different results with a different processing block? Best regards, Luis Fernando Rodríguez S.
We are the customer with this problem, it still fail on low frequency, we modified N/MDAC divider value with 192k sample rate. It still fail on low frequency and high frequency fail, the result show below.
And it also did 1k ohm and 4.7uF low-pass filter with output, did you test this solution before? it become more and more fail before we ask you.
Did you have any solution that test success of 96k or 192k, please tell us.
In reply to hong shihen:
We try PRB_P17 and PRB_P19 process, It useful on PRB_P17 at low frequency, see below
but PRB_P19 same as PRB_P18 before we use, see below
and we also test lot of filter combination of cap and resistance at output, it didn't work on high frequency response. Do you have registers config that can fix it? or hardware solution?
This could be related to the PLL and clock dividers settings. So, could you try the following things?
- We recommend to configure NDAC as large as possible. Could you try with different NDAC and MDAC values? (For example, NDAC = 4, MDAC = 2 or NDAC = 2, MDAC = 4, etc.).
- If the problem persists, could you try using the PLL to get the sampling rate? Remember that the PLL conditions of app note must be followed ( http://www.ti.com/lit/ml/slaa557/slaa557.pdf#page=77 ).
Best regards,Luis Fernando Rodríguez S.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.